USB3.0设备控制器IP核OUT端点测试平台的研究与实现

Research and implementation of OUT endpoint test bench for USB3.0 device controller IP core

从一款自主研发的USB3.0设备控制器IP核出发,完成USB3.0设备控制器IP核OUT端点模块3种传输模式(批量传输、中断传输和等时传输)的功能验证。通过Verilog语言搭建一个完整的OUT端点测试平台,测试平台包括USB3.0设备控制器IP核、主机模块(包参数产生模块、包产生模块、链路命令产生模块、包检测模块及链路命令检测模块)和应用核模块。实验测试结果与USB3.0 OUT端点3种传输模式的协议规范完全符合。该平台能够对USB3.0设备控制器IP核OUT端点的3种传输方式进行全方位的功能验证。

Based on a self-developed USB3.0 device controller IP core to test the function of the USB3.0 device IP core out endpoint. A test bench is built using Verilog language. The test bench simulates USB3.0 host and USB3.0 appli- cation （core） including USB3.0 host （packet parameter generate module, packet generate module, link command generate module, packet check module and link command check module）, USB3.0 device controller IP core, and USB3.0 applica- tion core. The test results fully accord with the specification of USB3.0 OUT endpoint. The test-bench has successfully verified all required transfer （bulk transfer, interrupt transfer, and isochronous transfer） for the out endpoint of USB3.0 device controller IP core.