期刊文献+

基于同时多线程的IFSBSMT取指策略研究

Fetch Policy with IFSBSMT Based on Simultaneous Multithreaded Processors
下载PDF
导出
摘要 取指策略直接影响处理器的指令吞吐率。针对传统处理器取指策略存在取指带宽利用不均衡、指令队列冲突率高的缺点,提出基于同时多线程处理器的取指策略IFSBSMT。该策略以线程的IPC值为基础,选取优先级高的线程进行取指,并利用预取指令条数预算的方式分配取指带宽,采取线程IPC值和L2Cache缺失率的双优先级动态资源分配机制分配处理器的系统资源。研究结果表明,IFSBSMT策略有效地解决了取指带宽、指令队列冲突及资源浪费问题,进一步提高了指令吞吐率,且具有较好的取指公平性。 Fetch policy influences instuction throughput rate of computer processor directly.In the view of the shortages of unbalaned utilization of fetch bandwidth and high conflict rate of instruction queue,a new fetch policy named instruction flow speed based on simultaneous multithreading(IFSBSMT for short) was proposed.This strategy fetch takes the value of instrunctions per clock(IPC) to select the high priority thread and the method of prefetch instructions number to allocate fetch width.Meanwhile,IPC value for thread and L2 Cache miss rate are taken as the dual priority dynamic resource allocation mechanism to allocate the system resource for processors.The result shows IFSBMT can effectively improve the instruction fetch bandwidth and overcome the problems of instruction queue and resources waste,which can improve instruction throughput and abtain a better fetch fairness.
出处 《计算机科学》 CSCD 北大核心 2012年第8期311-315,共5页 Computer Science
基金 国家自然科学基金(60873138 61003036) 黑龙江省自然科学基金(F201124)资助
关键词 同时多线程 取指策略 IFSBSMT 取指带宽 指令队列冲突 双优先级动态资源分配 Simultaneous multithreading Fetching strategy IFSBSMT Fetch bandwidth Instruction queue conflict Dualpriority dynamic resource allocation
  • 相关文献

参考文献11

二级参考文献63

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2Tullsen D M, Eggers S J, Levy H M Simultaneous multithreading; Maximizing on-chip parallelism. In: 22na Annual International Symposium on Computer Architecture,1995. 392-403.
  • 3Marr D T, Binns F,Hill D L, et al. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal,2002,6(1):4-15.
  • 4Diefendorff K. Power4 Focuses on Memory Bandwidth. Microprocessor Report, 1999,13(13):11- 17.
  • 5Clabes J, et al. Design and implementatin of the power5 microprocessor. In:ISSCC DiRest of Technical Papers,2004. 56-57.
  • 6Diefendorff K. Compaq Choose SMT for Alpha. Microprocessor Report,1999,13(16).
  • 7Austin T, Larson E, Ernst D, Simple Scalar: An Infrastructure for Computer System Modeling. IEEE Computer, 2002,35 (2):59-67.
  • 8Burger D, Austin T M. The Simple Scalar tool set version 2. 0:[Technical Report1342] Computer Sciences Department, University of Wisconsin, 1997.
  • 9Huang J, Lilja D J. An Efficient Strategy for Developing a Simulator for a Novel Concurrent Multithreaded Processor Architecture.In, Proceedings of the6th International Symposium on Modeling,Analysis, and Simulation of Computer and Telecommunication Systems, 1998.
  • 10Tullsen D M, Lo J, Sirer G, et al The SMTSIM Simulator. http://www. cs. uesd. edu/users/tullsen/smtsirn, html.

共引文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部