期刊文献+

基于AHB总线的AES密码协处理器实现

The Implementation of AES Cipher Coprocessor Based on AHB Interface
下载PDF
导出
摘要 AES加密算法是一种的常规加密算法,其被广泛应用在商业和政府部门。本文研究了AES(Advanced Encryption Standard)算法,包括AES的具体加密、解密过程以及基于AMBA(高级微控制器总线架构)总线的硬件实现方法。本文还介绍了一种用仿真与采用Xilinx公司的Virtex-4 LX100 FPGA器件来快速验证AES算法硬件IP核的方法。 The AES is a routine symmetric block encryption standard, it is extensively used in both commercial and government sectors. This paper presents the study of AES algorithm, including the eneryption/decryption process of AES algorithm in detail and the hardware implementation based on AMBA. This paper also introduces a useful verification methodology for both HDL simulation and FPGA implementation of the hardware AES IP core using one Virtex-4 LXIO0 FPGA from Xilinx
出处 《中国集成电路》 2012年第9期34-39,共6页 China lntegrated Circuit
关键词 数据加密 AES S盒 硬件实现 Data encryption AES, S-box Hardware Implementation
  • 相关文献

参考文献4

二级参考文献10

  • 1DAEMEN J,RIJMEN V.高级加密标准(AES)算法--Rijindael的设计[M].谷大武,徐胜波,译.北京:清华大学出版社,2003.
  • 2AMBA Specification ( Rev 2.0) [ EB/OL ]. 1999-03-13. http://www, arm. com.
  • 3RADY A, EL SEHELY E, EL HENNAWY A M. Design and implementation of area optimized AES algorithm on reconfigurable FPGA [ C]//Proceedings of International Conference on Microelectronics( ICM' 07 ), Dec 29-31, 2007, Cairo, Egypt.Piscataway, NJ, USA: IEEE, 2007: 35-38.
  • 4FISCHER V, DRUTAROVSKY M, CHODOWIEC P, et al. InvMixColumn decomposition and multilevel resource sharing in AES implementations [ J ]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2005, 13 (8) : 989- 992.
  • 5GOOD T, BENAISSA M. AES as stream cipher on a small FPGA [ C ]//Proceedings of IEEE International Symposium on Circuit and Systems ( ISCAS' 06), May 21-24, 2006, Island of Kos, Greece. Piscataway, N J, USA : IEEE, 2006 : 4 P.
  • 6Zhang X, Parhi K K. High-speed VLSI architectures for the AES algorithm[J ]. IEEE Trans. Very Large Scale Integr, 2004,12(9) :957 - 967.
  • 7Chodowiec P,Gaj K. Very compact FPGA implementation of the AES algorithm[J]. Leture Notes in Computer Science, 2003(2779) :319 - 333.
  • 8Rouvroy G, Standaert F X, Quisquater J J, et al. Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications [ J ]. Information Technology: COding and Computing, 2004(2) :583 - 587.
  • 9Satoh A, Morioka S, Takano K, et al. A compact rijndael hardware architecture with S-box optimization[J ]. LNCS Asiacrypt'01, 2001(2248) :239 - 254.
  • 10Advanced Encryption Standard (AES) (in National Institute of Standards and Technology [ NIST] ), Federal Infor marion Processing Standards (FIPS) Pub. 197, Nov 2001.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部