期刊文献+

高速高密度PCB电源完整性分析 被引量:13

Power Integrity Analysis of High-Speed and High-Density PCB
下载PDF
导出
摘要 随着集成电路开关速度的提高以及PCB密度的增加,电源完整性分析已成为高速PCB设计中不可忽略的问题。针对电源完整性问题产生的原因和解决方法,以一个8层高密度数模混合PCB为例,采用Ansoft SIwave仿真软件,对多层高速PCB的电源完整性进行了详尽的分析,并提出了优化电源分配网络PDN的设计。仿真结果表明:添加去耦电容后的PDN设计满足了设计需要。 With more rapidly switching of IC and higher density of PCB (Printed Circuit Board), power integrity has become a serious problem which can not be neglected in the design of PCB. Based on the causation of power integrity,the Power Distribution Networks (PDN) of a high-density 8 layers PCB is analyzed and optimized by Ansoft Slwave. The simulation results show that the modified PDN is much better than before with adding the decoupling capacitor, and satisfies the whole design need.
出处 《电子器件》 CAS 北大核心 2012年第3期296-299,共4页 Chinese Journal of Electron Devices
关键词 电源完整性 电源分配网络 去耦电容 ANSOFT SIwave PDN PI power distribution networks decoupling capacitor Ansoft SIwave PDN
  • 相关文献

参考文献8

  • 1Sridharan V,Swaminathan M, Bandyopadhyay T. Enhancing Signal and Power Integrity Using Double Sided Silicon Interposer [ J ]. IEEE Microwave and Wireless Components Letters,2011,21 ( 11 ) : 598-600.
  • 2白同云.高速PCB电源完整性研究[J].中国电子科学研究院学报,2006,1(1):22-30. 被引量:27
  • 3周子琛,申振宁.高速嵌入式系统中的电源完整性设计方法[J].单片机与嵌入式系统应用,2010,10(3):19-21. 被引量:4
  • 4Swaminathan M, Kim J, Novak 1, et al. Power Distribution Networks for System on Package: Status and Challenges [ J ]. IEEE Transactions on Advanced Packaging,2004,27 ( 2 ) :286-300.
  • 5Tzong-Lin Wu, Hao-Hsiang Chuang, Ting-Kuang Wang. Overview of Power Integrity Solutions on Package and PCB : Decoupling and EBG Isolation [ J ]. IEEE Transactions on Electromagnetic: Compatibility ,2010,52( 2 ) :346-356.
  • 6MadhavanSwaminathan,EgeEnginA.著.芯片及系统的电源完整性建模与设计[M].李玉山,等译.北京:电子工业出版社,2009,11-14.
  • 7李学平,李玉山.基于Ansoft仿真分析的SSN解决方案探讨[J].微型机与应用,2011,30(4):68-70. 被引量:5
  • 8林少晶.板级电源的完整性设计及验证方法[J].广东科技,2009,18(12):211-213. 被引量:1

二级参考文献13

  • 1JohnsonHoward.高速数字设计[M].沈立,等译.北京:电子工业出版社,2004.
  • 2Knighten J, Archambeault B. PDN Design Strategies: I Ceramic SMT Decoupling Capacitors - What Values Should I Choose? [J]. IEEE EMC Society Newsletter, 2005, 207.
  • 3TI. OMAP5910User Guide, 2005.
  • 4Knighten J, Archambeault B. PDN Design Strategies: II Ceramic SMT Decoupling Ca pacitors- Does Location Matter? [J]. IEEE EMC Society Newsletter, 2006, 208.
  • 5Knighten J, Archambeauh B. PDN Design Strategies: III Planes and Materials - Are They Important Factors in Power Bus Design? [ J ]. IEEE EMC SocietyNewsletter, 2006, 210, 2006.
  • 6[6]Mike Brenneman,High Speed PCB Designs,HIGH SPEED DESIGN,ANSOFr CORPORATION.
  • 7CHEN Guang, KATHLEEN M, JOHN P.The applications of EBG structures in power/ground plane pair SSN suppression [J].IEEE Microwave and Wireless Components Letters, 2004,15(3).
  • 8HOWARD J, MARTIN G. High- speed digital design[M]. Prentice Hall PTR, 1993.
  • 9BOGATIN E.Signal integrity-simplified[M].Prentice Hall PTR, 2003.
  • 10PART M D,PANT P,WILLS D S.On-chip decoupling capacitor optimization using architectural level prediction[J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2002(2):319-326.

共引文献31

同被引文献74

引证文献13

二级引证文献39

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部