Low phase noise millimeter wave monolithic integrated phase locked-loop
Low phase noise millimeter wave monolithic integrated phase locked-loop
基金
Supported by the National Natural Science Foundation of China （No. 61106024, 60901012, 60976029） , the National High Technology Research and Development Program of China （No. 2011AA010301 ）, and the Science and Technology Program of Southeast University （No. K J2010402 ）.
参考文献9
-
1Cao C H, Ding Y P, Kenneth K O. A 50-GHz Phase- Locked Loop in 0.13txm CMOS. IEEE Journal of Solid- State Circuits, 2007, 42(8) : 1649-1656.
-
2Yazdi A, Green M M. A 40 GHz Differential Push-Push VCO in 0.18m CMOS for Serial Communication. IEEE Microwave and Wireless Components Letters, 2009, 19 (11) : 725-727.
-
3Chen X, Wang Z G. Characterization and Modeling of Fi- nite-Ground Coplanar Waveguides in 0. 131.Lm CMOS. Chinese Journal of Semiconductors, 2006, 27 ( 6 ) : 982- 987.
-
4Wang Z G, Langmann U, Bosch B G. Muhi-Gb/s Silicon Bipolar Clock Recovery IC. IEEE Journal of Selected Are- as in Communications, 1991, 9(5): 656-663.
-
5Gardner F M. Phaselock Techniques. 2nd Edition. New York: John Wiley & Sons, Inc, 1980.
-
6Perrot M H, Trott M D, Sodini C G. A Modeling Ap- proach for -A Fractional-N Frequency Synthesizers Allo- wing Straightforward Noise Analysis. IEEE Journal of Solid-State Circuits, 2002, 37(8): 1028-1038.
-
7Cheng S D, Yu W j, ZhuE, et al. 5GHz PLL chip using PHEMT technology. Journal of Southeast University (Natural Science Edition) , 2004, 34(2) : 157-160.
-
8YinH F, WangF, Liu J, et al. A Low Jitter PLL in a 90nm CMOS Digital Process. Journal of Semiconductors, 2008, 29(8) : 1511-1516.
-
9Demirkan M, Spencer R R. A Pulse-Based Ultra-Wide- band Transmitter in 90-nm CMOS for WPANs. IEEE Journal of Solid-State Circuits, 2008, 43 ( 12 ) : 2820- 2828.
-
1信息理论与技术[J].电子科技文摘,2003,0(4):35-36.
-
2谢阳,韩海年,张龙,于子蛟,朱政,侯磊,庞利辉,魏志义.Frequency-stabilized Yb：fiber comb with a tapered single-mode fiber[J].Chinese Physics B,2016,25(4):166-170.
-
3LIU Xinghua ZHAO Chengyong PENG Maolan GUO Chunyi ZHANG Baoshun.Nested-loop Mechanism Based Modular Multilevel Converter Topology and Optimal Design[J].中国电机工程学报,2013,33(9). 被引量：7
-
4王汝,张雷鸣.可实现倍频与占空比调整的全数字锁定环设计[J].科技创新导报,2010,7(16):93-93. 被引量：3
-
5张栗榕,张犁,石光明.基于FPGA的PLL动态配置设计与实现[J].电子科技,2008,21(5):37-41. 被引量：4
-
6李路明,唐文倬,胡振燕,郭弘.Realization of Optical Phase Locked Loop at 9.2 GHz between Two Independent Diode Lasers[J].Chinese Physics Letters,2008,25(9):3253-3256. 被引量：1
-
7锁相与同步技术、锁相环[J].电子科技文摘,2001,0(10):66-67.
-
8李波,徐正平,李军,黄厚田,王德江.Design and implementation of high speed TDI CCD timing-driven circuits[J].Journal of Measurement Science and Instrumentation,2012,3(2):185-190.
-
9ZHANG Yu-liang,WU Wei-ling,TIAN Bao-yu,HE Zhi-qiang,GU Xin-yu(School of Information Engineering, Beijing University of Posts & Telecommunications, Beijing 100876, P.R.China).The Algorithm and Its Application of a Multi-Channel Adaptive Decision-Feedback Equalizer[J].The Journal of China Universities of Posts and Telecommunications,2003,10(4):59-64. 被引量：3
-
10Hongwei Zhao,Baowang Lian,Juan Feng.Adaptive beamforming and phase bias compensation for GNSS receiver[J].Journal of Systems Engineering and Electronics,2015,26(1):10-18.
