期刊文献+

基于相变存储器的音频存储播放系统设计 被引量:2

Design of Audio Recording and Playing System Based on Phase Change Memory
原文传递
导出
摘要 基于研制成功的国内第一款8M-bits相变存储器(8Mb PCM)试验芯片,设计了一套音频存储播放系统。该系统主要由8Mb PCM芯片,现场可编程门阵列(FPGA),音频输入输出电路以及音频转换电路模块(AD73311芯片)等部分构成。系统以FPGA为核心处理单元,录音时将音频输入信号进行模/数(A/D)转换并存储到8Mb PCM中,播放时将8Mb PCM中存储的信息读出并通过数/模(D/A)转换成音频信号输出。板上验证结果表明:该系统的音频存储播放效果良好,可对8Mb PCM进行多次正确的读写操作。由此证实了8Mb PCM性能的完整性以及可靠性,为相变存储器后续的商业化应用打下坚实的基础。 An audio recording and playing system is designed basing on the first 8M -bits Phase Change Test Memory manufactured successfully in China. The system is mainly composed of 8Mb PCM, Field Programmable Gate Array (FPGA), audio input/output circuit and audio A/D_D/A conversion circuit (AD73311 chip) etc. Using FPGA as the main process unit, the system converts the audio input analog signals into digital signals and then stores the signals into the PCM when recording. And in the playing process, the system reads out the information stored in the PCM and then converts the audio digital sig- nals to analog signals for playing. The results of onboard verification indicate that the effect of the system on storing and playing is good. Meanwhile, the system can conduct reading and writing operation on 8MbPCM correctly and repeatedly. It is confirmed that the performance of 8Mb PCM is integral and reliable, which lays a solid foundation for the subsequent commercialization application of Phase Change Memory.
出处 《功能材料与器件学报》 CAS CSCD 北大核心 2012年第4期327-331,共5页 Journal of Functional Materials and Devices
基金 国家集成电路重大专项(2009ZX02023-003) 国家重点基础研究发展计划(2007CB935400 2010CB934300) 上海市科委(09QH1402600 1052nm07000)资助项目
关键词 相变存储器 音频存储播放系统 AD73311 FPGA VERILOG硬件描述语言 Phase Change Memory Audio recording and playing system AD73311 FPGA Verilog HDL
  • 相关文献

参考文献7

二级参考文献49

共引文献38

同被引文献58

  • 1刘金垒,李琼.新型非易失相变存储器PCM应用研究[J].计算机研究与发展,2012,49(S1):90-93. 被引量:5
  • 2刘波,宋志棠,封松林.我国相变存储器的研究现状与发展前景[J].微纳电子技术,2007,44(2):55-61. 被引量:14
  • 3Eilert S, Leinwander M, et al. Phase change memory: A new memory enables new memory usage models//Proceedings of the IEEE International Memory Workshop 2009 (IMW09). Monterey, USA, 2009:1-2.
  • 4Chen Y C, Rettner C T, Raoux S, et ah Ultra-thin phase- change bridge memory device using GeSb//Proceedings of the International Electron Devices Meeting. San Francisco, USA, 2006:777-780.
  • 5Lee B C, Ipek E, Mutlu O, et al. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2-13.
  • 6Lee B C, Zhou P, Yang J, et al. Phase-change technology and the future of main memory. IEEE Micro, 2010, 30(1);143-143.
  • 7Zhou P, Zhao B, Yang J, et al. A durable and energy efficient main memory using phase change memory technology// Proceedings of the 36th Annual International Symposium on Computer Architecture. New York, USA, 2009:14-23.
  • 8Qureshi M K, Franceschini M M, Lastras-Montafio L A, et al. Morphable memory system: A robust architecture for exploiting multi-level phase change memories//Proceedings of the 37th Annual International Symposium on Computer Architecture. New York, USA, 2010:153-162.
  • 9Chen J, Winter Z, Venkataramani G, et al. rPRAM: Explo- ring redundancy techniques to improve lifetime of PCM-based main memory//Proeeedings of the Parallel Architectures and Compilation Techniques (PACT) International Conference. Galveston TX, USA, 2011:201-202.
  • 10Ferreira A P, Zhou M, Book S, et al. Increasing peru main memory lifetime//Proeeedings of the Conference on Design, Automation and Test in Europe. Leuven, Belgium, 2010: 914-919.

引证文献2

二级引证文献25

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部