期刊文献+

High voltage SOI LDMOS with a compound buried layer

High voltage SOI LDMOS with a compound buried layer
原文传递
导出
摘要 An SOI LDMOS with a compound buried layer(CBL) was proposed.The CBL consists of an upper buried oxide layer(UBOX) with a Si window and two oxide steps,a polysilicon layer and a lower buried oxide layer (LBOX).In the blocking state,the electric field strengths in the UBOX and LBOX are increased from 88 V/μm of the buried oxide(BOX) in a conventional SOI(C-SOI) LDMOS to 163 V/μm and 460 V/μm by the holes located on the top interfaces of the UBOX and LBOX,respectively.Compared with the C-SOI LDMOS,the CBL LDMOS increases the breakdown voltage from 477 to 847 V,and lowers the maximal temperature by 6 K. An SOI LDMOS with a compound buried layer(CBL) was proposed.The CBL consists of an upper buried oxide layer(UBOX) with a Si window and two oxide steps,a polysilicon layer and a lower buried oxide layer (LBOX).In the blocking state,the electric field strengths in the UBOX and LBOX are increased from 88 V/μm of the buried oxide(BOX) in a conventional SOI(C-SOI) LDMOS to 163 V/μm and 460 V/μm by the holes located on the top interfaces of the UBOX and LBOX,respectively.Compared with the C-SOI LDMOS,the CBL LDMOS increases the breakdown voltage from 477 to 847 V,and lowers the maximal temperature by 6 K.
出处 《Journal of Semiconductors》 EI CAS CSCD 2012年第10期37-41,共5页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(Nos.61176069,60976060) the National Key Laboratory of Analogue Integrated Circuit,China(No.9140C090304110C0905)
关键词 SOI electric field specific on-resistance breakdown voltage SOI electric field specific on-resistance breakdown voltage
  • 相关文献

参考文献9

  • 1Merchant S, Arnold E, Baumgart H, et al. Realization of high breakdown voltage (> 700 V) in thin SOl devices. Proc ISPSD, 1991:31.
  • 2Nakagawa A, Yasuhara N, Baba Y. Breakdown voltage enhance?ment for devices on thin silicon layer/silicon dioxide film. IEEE Trans Electron Devices, 1991, 3S(7): 1650.
  • 3Xiaorong Luo, Zhang B, Li Z J. A novel 700-V SOl LDMOS with double-sided trench. Electron Device Lett, 2007, 25( 5): 422.
  • 4Funaki H, Yamaguchi Y, Hirayama K, et al. New 1200 V MOS?FET structure on SOl with SIPOS shielding layer. Proc ISPSD, 1995:25.
  • 5Luo X R, Zhang B, Li Z J. A new structure and its analytical model for the electric field and breakdown voltage of SOl high voltage device with variable-k dielectric buried layer. Solid-State Electron, 2007, 51(3): 493.
  • 6Duan Baoxing, Li Zhaoji, Zhang Bo, et al. Breakdown voltage analysis for buried air PSOI structure. Chinese Journal of Semi?conductors, 2005, 26(9): ISIS.
  • 7Udrea F, Milne W, Popescu A. Lateral insulated gate bipolar tran?sistor (LIGBT) structure based on partial isolation SOl technol?ogy. Electron Lett, 1997,33(10): 907.
  • 8Ren C H, Cai J, Liang Y C, et al. The partial silicon-on-insulator technology for RF power LDMOSFET devices and on-chip mi?croinductors. IEEE Trans Electron Devices, 2002, 49(12): 2271.
  • 9Tadikonda R, Hardikar S, Narayanan EMS. Realizing high breakdown voltages (> 600 V) in partial SOl technology. Solid?State Electron, 2004, 4S(9): 1655.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部