期刊文献+

Design and implementation of a 3-A source and sink linear regulator for bus terminators

Design and implementation of a 3-A source and sink linear regulator for bus terminators
原文传递
导出
摘要 According to the requirements of the bus terminal regulator,a linear regulator with 3-A source-sink current ability is presented.The use of the NMOS pass transistor and load current feedback technique enhances the system current ability and response speed.The method of adaptive zero compensation realizes loop stability over the whole load range for either source or sink loop.Furthermore,the transconductance matching technique reduces the shoot-through current through the output stage to less than 3μA.The regulator has been fabricated with a 0.6-μm 30 V BCD process successfully,and the area size is about 1 mm;.With a 20μF output capacitor, the maximum transient output-voltage variation is within 3.5%of the output voltage with load step changes of±2 A/lμs.At the load range of±3 A,the variation of output voltage is less than±15 mV. According to the requirements of the bus terminal regulator,a linear regulator with 3-A source-sink current ability is presented.The use of the NMOS pass transistor and load current feedback technique enhances the system current ability and response speed.The method of adaptive zero compensation realizes loop stability over the whole load range for either source or sink loop.Furthermore,the transconductance matching technique reduces the shoot-through current through the output stage to less than 3μA.The regulator has been fabricated with a 0.6-μm 30 V BCD process successfully,and the area size is about 1 mm^2.With a 20μF output capacitor, the maximum transient output-voltage variation is within 3.5%of the output voltage with load step changes of±2 A/lμs.At the load range of±3 A,the variation of output voltage is less than±15 mV.
出处 《Journal of Semiconductors》 EI CAS CSCD 2012年第10期122-128,共7页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(Nos.60806043,60806009) the Special Fund for Basic Scientific Research of Central Colleges Chang'an University,China(No.CHD2010JC077) the Key Laboratory Foundation of Shaanxi Engineering and Technique Research Center for Road and Traffic Detection,China
关键词 bus termination regulator linear regulator fast response power management IC bus termination regulator linear regulator fast response power management IC
  • 相关文献

参考文献1

二级参考文献9

  • 1D D Buss.Technology in the internet age[A].IEEE International Solid-State Circuits Conference on Digest of Technical Papers[C].San Francisco,CA,Feb.2002.18-21.
  • 2G A Rincon-Mom,P E Allen.A low-voltage,low quiescent current,low drop-out regulator[J].IEEE Solid-State Circuits,1998,33(1):36-44.
  • 3S K Lau,K N Leung,P K T Mok.Analysis of low-dropout regulator topologies for low-voltage regulation[A].IEEE Conference on Electron Devices and Solid-State Circuits[C].Hong Kong,Dec.2003.379-382.
  • 4Ka Chun Kwok,Mok,P K T.Pole-zero tracking frequency compensation for low dropout regulator[A].IEEE International Symposium on Circuits and Systems[C].USA,May 2002.735-738.
  • 5Chaitanya K Chava,Jose Silva-Martinez.A frequency compensation scheme for LDO voltage regulators[J].IEEE Transac.tions on Circuit and Systems-Ⅰ:Regular Papers,2004,51(6):1041-1050.
  • 6Xinquan Lai,Jianping Guo,Zuozhi Sun,Jianzhang Xie.A 3-A CMOS low-dropout regulator with adaptive Miller compensation[J].Analog Integrated Circuits and Signal Processing,2006,49(1):5-10.
  • 7P Hazucha,T Karmik,B A Bloechel,C Parsons.Area-efficient linear regulator with ultra-fast load regulation[J].IEEE SolidState Circuits,2005,40(4):933-940.
  • 8Chung-wei Lin,Yen-jen Liu.A power efficient and fast transient respones low drop-out regulator in standard CMOS process[A].IEEE International Symposium on VLSI Design,Automation and Test(VLSI-DAT)[C].Taiwan,Apr.2006.1-4.
  • 9S K Lau,P K T Mok,K N Leung.A low-dropout regulator for SOC with Q-reduction[J].IEEE Solid-State Circuits,2007,42(4):658-664.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部