期刊文献+

低压沟槽功率MOSFET导通电阻的最优化设计 被引量:3

Optimal Design of On-Resistance for Low Voltage Trench Power MOSFET
下载PDF
导出
摘要 研究了低压沟槽功率MOSFET(<100V)在不同耐压下导通电阻最优化设计的差别。给出了确定不同耐压MOSFET参数的方法,简要分析了沟槽MOSFET的导通电阻;利用Sentaurus软件对器件的电性能进行模拟仿真。理论和仿真结果均表明,耐压高的沟槽MOSFET的导通电阻比耐压低的沟槽MOSFET更接近理想导通电阻,并且,最优导通电阻和最优沟槽宽度随着耐压的提高而逐渐增大。 The differences of optimized on-resistance for low voltage trench power MOSFET(100 V) was studied at different breakdown voltages.Methods to determine parameters of MOSFETs with different breakdown voltages were described,and on-resistance of trench power MOSFET was analyzed.Electrical performance of the device was simulated using Sentaurus.Both theory and simulation results showed that on-resistance of trench MOSFET with higher breakdown voltage was closer to ideal on-resistance,compared with trench MOSFET with lower breakdown voltage,and that optimal on-resistance and trench width increased gradually with increasing breakdown voltage.
作者 陈力 冯全源
出处 《微电子学》 CAS CSCD 北大核心 2012年第5期725-728,732,共5页 Microelectronics
基金 国家自然科学基金重大项目(60990320 60990323) 国家高技术研究发展(863)计划基金资助项目(2012AA012305)
关键词 功率器件 MOSFET 沟槽 击穿电压 导通电阻 Power device MOSFET Trench Breakdown voltage On-resistance
  • 相关文献

参考文献7

  • 1RUTTER P, PEAKE S T. Low voltage trench MOS combining low specific Ros(o. and Qc FOM C] // Proc 15th Int Symp Power Semicond Dev - IC. Hiroshima, Japan. 2010: 325-328.
  • 2J]ANG Q, WANG M Z, CHEN X B. A high-speed deep-trench MOSFET with a sel/-biased split gate [J], IEEE Trans Elec Dev, 2010, 57(8) : 1972-1977.
  • 3ALATISE O M, KENNEDY I, PETKOS G, et al. Understanding linear-mode robustness in tow-voltage trench power MOSFETs rJ]. IEEE Trans Dev Mater Reliab, 2010, 10(1): 123-129.
  • 4CHIEN FT, LIAO CN, WANG C L, et al. Low on- resistance trench power MOSFETs design [J]. IEEE Elec Lett, 2008, 44(3): 232-234.
  • 5GOARIN P, DALEN R V, KOOPS G, et al. Power trench MOSFETs with very low specific on-resistance for 25 V applications [J]. Sol Sta Elec, 2007, 51 (11) : 1589-1595.
  • 6MOENS P, BAUWENS F, BAELE J, et al. XtreMOSTM: the first integrated power transistor breaking the silicon limit [C // IEDM. San Francisco, CA, USA. 2006: 919-922.
  • 7MOENS P, ROIG J, DESOETE F, et al. Hot carrier effects in trench-based integrated power transistors C // Int Reliab Phys Symp. Montreal, Canada. 2009 416-422.

同被引文献8

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部