期刊文献+

FPGA的UHF RFID只读读写器设计

Design of Read-only UHF RFID Reader Based on FPGA
下载PDF
导出
摘要 本设计是基于EPCC1G2协议的UHF RFID读写器的FPGA(Field-Programmable Gate Array)实现。在射频发射模块采用OOK(On-OffKeying)调制;高频载波使用跳频设计;功放的工作状态可控,降低了功耗。射频接收模块采用微带线移相网络四路混频;解调信号由低噪放放大;利用比较器实现模数转换及"盲点"的判断。使用定向耦合器实现收发隔离。数字基带部分由FPGA实现,提高了读写器的速度,并完成了读写器防碰撞算法及其与计算机交互的PS/2接口。 Based on EPC C1G2 protocol,this design realizes the UHF RFID reader using FPGA(Field-Pro- grammable Gate Array).ln the RF transmitter pathway,it adopts OOK (On-Off Keying) modulation and fre-quency hopping design and working condition controlle of amplifier reduces the power consumption of system.The receiver uses phase shift network based on microstrip line in four road detection,and the de-modulated signal is amplified by LNA,finally it uses the comparator to realized AD convertion and judgment of "blind spot".Digital baseband is realized by FPGA,which has greatly improved the reader's rate;the reader also realizes anti-collision algorithm and the interface of PS/2 with the computer.
出处 《电子质量》 2012年第10期34-38,共5页 Electronics Quality
关键词 物联网 EPC C1G2 UHF RFID FPGA 射频 Internet of Things EPC CIG2 UHF RFID FPGA (Field-Programmable Gate Array) Radio Fre-quency
  • 相关文献

参考文献6

二级参考文献15

  • 1Tektronix.使用实时频谱分析仪进行RFID和NFC测量[EB/OL].http://www2.tek.com/cnweb/products/spectrum-analyzers/.2005-12-01.
  • 2ISO/IEC 18000- 6C: Information technology - Radio frequency identification for item management - Part 6: Parameters for air interface eommtmications at 860 MHz to 960 MHz, final draft[S].
  • 3Takao Rokutan,Hachioqi,Japan.Modified Miller Data Demodulator[P]. US: 4,612,508, 1986- 09- 16.
  • 4Mark A. Webster, Richard D.Roberts,both of Palm Bay,Fla. Enhanced Miller Code[P]. US: 4,617,553, 1986- 10- 14.
  • 5赖晓铮 吴泽海 赖声礼.一种无源RFID的阅读器的微带天线阵的实验研究[A]..2003年全国微波毫米波会议论文集[C].,.713-716.
  • 6[德]KlausFinkenzeller著 陈大才编译.射频识别(RFID)技术(第二版)[M].北京:电子工业出版社,2001..
  • 7F.Carrez. Noval low-cost, low-power moduator/demoduator using a single GaAs field effect transistor. IEE Proc Circuits Devices Syst, 1998 ; 145(3) : 165-169.
  • 8Thomas Olsson, Peter Nilsson. Digitally controlled PLL for digital SOCs. Proceedings of the International Symposium on Circuits and Systems, 2003 ; 5 ( 3 ) : 437-440.
  • 9Razavi B. Design Considerations for Direct-conversion Receivers. IEEE Trans Circuit Syst., 1997,.44: 428-435
  • 10Crols J and Steyaert M S J. Low-IF Topology for High Performance Analog Front-ends of Fully Integrated Receivers. IEEE Trans. Circuit Syst. ,1998, 1.45:269-282

共引文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部