期刊文献+

Xilinx FPGA自主配置管理容错设计研究 被引量:7

Fault-Tolerance Design of Xilinx FPGA with Self-Hosting Configuration Management
下载PDF
导出
摘要 针对SRAM型FPGA在空间辐射环境下容易受到单粒子效应影响的问题,在分析可重配置的XilinxFPGA的结构和故障模式的基础上,提出一种基于自主配置管理的Xilinx FPGA容错设计方案。综合运用诸如逻辑电路三模冗余、块存储器EDAC校验、动态回读、动态局部重配置及周期全局重配置等方法实现故障的屏蔽、检测和修复。该方案覆盖了FPGA的各种单粒子效应故障模式,并且在芯片内部实现了自主配置管理,具有体积小、成本低、可靠性高的特点。 For mitigating the single event effects when employing SRAM-based FPGA devices in space applications, a fault tolerance design with self-hosting configuration management is proposed on the basis of analysis for the architecture and failure modes of reconfigurahle Xilinx FPGA. The fault tolerance methods such as triple module redundancy of logic circuit, the error detection and correction of block RAM, configuration memory readback, dynamic partial reconfiguration and periodic global reconfiguration are adopted to mask, detect and recover the faults. This fault tolerance strategy covers all kinds of FPGA failure modes caused by the single event effects and accomplishes a self management of the configuration within the chip, which costs low, occupies small space, and obtains high reliability.
出处 《宇航学报》 EI CAS CSCD 北大核心 2012年第10期1519-1527,共9页 Journal of Astronautics
基金 国家863计划资助项目(2008AA12A214)
关键词 现场可编程门阵列 容错 单粒子效应 自主配置管理 FPGA Fault tolerance Single event effects Self-hosting configuration management
  • 相关文献

参考文献13

  • 1邢克飞,杨俊,王跃科,肖争鸣,周永彬.Xilinx SRAM型FPGA抗辐射设计技术研究[J].宇航学报,2007,28(1):123-129. 被引量:51
  • 2郝志刚,杨孟飞.星用SRAM型FPGA的故障模式分析和容错方法研究[J].空间控制技术与应用,2009,35(1):51-55. 被引量:5
  • 3Cheatham J A, Emmert J M, Baumgart S. A survey of fault tolerant methodologies for FPGAs [ J ]. ACM Transactions on Design Automation of Electronic Systeurs, 2006, 11 (2) : 501 -533.
  • 4Doumar A, Ito H. Detecting, diagnosing, and tolerating faults in SRAM based field programmable gate arrays: a survey[ J ]. IEEE Transactions on Very Large Scale Integration (VLS|) Systems, 2003, 11(3) : 386 -405.
  • 51-1uang W J, McCluskey E J. Column-based precompiled configuration techniques for FPGA [ C ]. 'lhe 9th Annual IEEE Symposium on Field- Programmable Custom Computing Machines, Rohnert Park, USA, March 29-April 2, 2001.
  • 6Dutt S, Shanmugavel V, Trimberger S. Efficient incrementalrerouting for fault reconfiguration in field programmable gate arrays [ C ]. The 1999 IEEE/ACM international conference on Computer- aided desigt. San Jose, USA, November 7 - 11, 1999.
  • 7Keymeulen D, Zebulum R S, Jin Y, et al. Fault-tolerant evolvable hardware using field-programmable transistor arrays J ]. IEEE Transactions on Reliability, 2000, 49(3): 305 -315.
  • 8Oreifej R S, A1 - Haddad R N, Tan H, eta|. Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex-II Pro device[ C]. The 17th International Conference on Field Programmable Logic and Applications. Amsterdam, Netherlands, August 27 - 29, 2007.
  • 9Ross R, Hall R. A FPGA simulation using asexual genetic algorithms for integrated self-repair [ C ]. The First NASA/ESA Conference on Adaptive Hardware and Systems. Istanbul, Turkey, June 15 - 18, 2006.
  • 10Xilinx Virtex-II Platform FPGA User Guide [ M/OL] USA: Xilinx company, 2003 [ 2011 - 2 - 11 ]. http://www, xilinx. corn/support/documentation/index, htm.

二级参考文献17

  • 1Robert F,Hodson1,Kevin Somervill1,John Williams2,et al.An architecture for reconfigurable computing in space[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 2Gary Swift,Gregory Allen,Jeffrey George,et al.Upset susceptibility and design mitigation of powerPC405 processors embedded in virtex II-Pro FPGAs[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference(MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 3Chandru Mirchandani.Using software rules to enhance FPGA reliability[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 4Nozomu Nishinaga,Makoto Takeuchi,Ryutaro Suzuki.Reconfigurable communication equipment on smartSAT-1[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2004
  • 5Rick Padovani.Reconfigurable field programmable gate arrays (FPGAs) for space-present and future[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 6Gary M,Swift,Sana Rezgui,Jeffrey George,Carl Carmichael,et al.Dynamic testing of xilinx virtex-II field programmable gate array (FPGA) input/output blocks(IOBs)[J].IEEE Transactions On Nuclear Science,2004,51(6):3469-3474
  • 7radiation effect & mitigation overview.www.xilinx.com
  • 8Sammy Kayali.Space Radiation Effects on Microelectronics.http://parts.jpl.nasa.gov/docs/Radcrs-Final.pdf
  • 9Fuller E,Caffrey M,Salazar A,Carmichael C and Fabula J.Radiation testing update,SEU mitigation,and availability analysis of the Virtex FPGA for space reconfigurable computing[C]// 4th Annual Conference on Military and Aerospace Programmable Logic Devices (MAPLD),Washington DC:NASA Office of Logic Design,September 2000
  • 10Candice Yui,Gary Swift and Carl Carmichael.Single Event Upset Susceptibility Testing of the Xilinx Virtex II FPGA,Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2002.

共引文献54

同被引文献60

  • 1靳红涛,焦宗夏,王少萍,韩鹏霄.高可靠三余度数字式作动器控制器设计与实现[J].北京航空航天大学学报,2006,32(5):548-552. 被引量:14
  • 2邢克飞,杨俊,王跃科,肖争鸣,周永彬.Xilinx SRAM型FPGA抗辐射设计技术研究[J].宇航学报,2007,28(1):123-129. 被引量:51
  • 3曹志刚,钱亚生.现代通信原理[M].北京:清华大学出版社,2005.
  • 4曾声奎,赵廷弟.系统可靠性设计分析教程[M].北京航空航天大学出版社,2004:76--98.
  • 5解彦,周昌义,周盛雨,等.基于单片SRAM的EDAC电路设计[J].微计算机信,2011,27(7):99-101.
  • 6Cheatham J A, Emmert J M, Baumgart S. A survey of fault tolerant methodologies for FPGAs [ J ]. ACM Trans- actions on Design Automation of Electronic Systems, 2006,11(2) :501-533.
  • 7Swift G M, Rezgui S, George J, et al. Dynamic testing of Xilinx Virtex-II field programmable gate array (FPGA) input/output blocks ( lOBs ) [ J ]. IEEE Transactions on Nuclear Science,2004,51 ( 6 ) : 3469-3474.
  • 8Graham P,Caffrey M,Johnson D E,et al. SEU mitigation for half-latch in Xilinx Virtex FPGA[ J]. IEEE Transac- tions on Nuclear Science,2003,50(6) :2139-2146.
  • 9Dhillon B S, Subramanian P. Reliability analysis of tri- ple modular computer systems with redundant voters and restricted maintenance[ J ]. Journal of Quality in Mainte- nance Engineering,2001,7 (2) : 151-164.
  • 10Graham P, Caffrey M, Johnson D E, et al. SEU mitigation for half-latch in Xilinx Virtex FPGA [J]. IEEE Transactions on Nuclear Science, 2003, 50 (6): 2139-2146.

引证文献7

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部