期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种基于遗传算法的片上网络电压岛划分方法 被引量：2

Genetic algorithm based NoC voltage-frequency island partition method
下载PDF
导出
摘要 针对片上网络电压岛划分的低能耗问题,提出一种基于遗传模拟退火算法的低能耗电压岛划分方法。该方法通过改进遗传算法的编码方法将电压岛划分融入到IP核映射中,综合考虑电压岛划分和IP核映射对片上总能耗的影响,通过遗传算法罚函数的设计保证了算法准确运行。仿真分析表明,在满足时间约束的条件下,相比于经典的方法,该方法的总能耗更低。 To deal with the energy problem in voltage-frequency island partitioning,this paper proposed a low-power voltage-frequency island partition method based on genetic simulated annealing algorithm.After considering the effect on total energy consumption from both voltage-frequency island partitioning and IP core mapping,it re-designed the operator of genetic algorithm and penalty function.By improving coding method of genetic algorithm,it divided voltage islands into the IP core mapping.The experimental result shows that compared to classic methods,the proposed method has lower total energy consumption.
作者 刘斌 常振超 张兴明 闫佳佳 易洪波
机构地区 解放军信息工程大学信息工程学院 郑州大学信息工程学院
出处 《计算机应用研究》 CSCD 北大核心 2012年第10期3740-3743,共4页 Application Research of Computers
基金 国家"863"计划重点资助项目(2009AA012201)
关键词 片上网络 电压岛 IP核映射 遗传算法 低能耗 network on chip（NoC） voltage-frequency island IP core mapping genetic algorithm low energy consumption
分类号 TP301.6 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献11

  • 1LIANG Guang, LIIJEBERG P, NIGUSSIE E, et a. A review of dynamic power management methods in NoC under emerging design considerations[ C] IIProc of NORCHIP. 2009: 1-6.
  • 2JANG W, DING Duo, PAN D Z. Voltage and frequency island optimizations for many-corel networks-on-chip designs [ C ] IIProc of International Conference on Green Circuits and Systems. 2010:217-220.
  • 3OGARS U Y, MARCULESCU R, CHOUDHARY P, et a. Voltagefrequency island partitioning for GALS-based networks-on-chip[ C] II Proc of the 44th Annual Design Automation Conference. New York: ACM Press,2oo7: 110-115.
  • 4JANG W, DING Duo, PAN D Z. A voltage-frequency island aware energy optimization framework for networks-on-chip [ C ] IIProc of IEEEI ACM International Conference on Computer-Aided Design. [S. 1.] : IEEE Press,2008:264-269.
  • 5KAPADIA N, PASRICHA S. VISION: a framework for voltage island aware synthesis of interconnection networks-on-chip [ C] IIProc of the 21st Edition of the Great Lakes Symposium on VLSI. New York: Association for Computing Machinery, 2011 : 31- 36.
  • 6张剑贤,周端,杨银堂,赖睿,高翔.处理器可靠性约束的电压频率岛NoC能耗优化[J].电子与信息学报,2011,33(9):2205-2211. 被引量：7
  • 7GHOSH P, SEN A. Energy efficient mapping and voltage islanding for regular NoC under design constraints [ J]. International Journal of High Performance Systems Architecture,2010,2(3-4) :132-144.
  • 8SAKURAI T, NEWTON A R. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasj J]. IEEE Journal of Solid-State Circuits,1990,25(2) :584-594.
  • 9http://ziyang. eecs. umich. edul - dickrp/tgffl[ EB/OLJ. (2011- 11) .
  • 10KAHNG A B, U Bin, PEH L S, et al, ORION 2. 0: a fast and accurate NoC power and area model for early-stage design space exploration [ C] IIProc of Conference on Design, Automation and Test in Europe. Belgium: European Design and Antomation Association, 2009 : 423-428.

二级参考文献19

  • 1Dally W J and Towles B. Route packets, not wires: on-chip interconnection networks [C]. Proceedings of Design Automation Conference, Las Vegas, Nevada, 2001: 683-689.
  • 2Bertozzi D, Jalabert A, Murali S, et al. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip[J]. IEEE Transactions on Parallel and Distributed Systems, 2005, 16(2): 113-129.
  • 3Hu J C, Shin Y, Dhanwada N, et al. Architecting voltage islands in core-based system-on-a-chip designs [C]. Proceedings of the 2004 International Symposium on Low Energy Electronics and Design, Newport Beach, 2004: 180-185.
  • 4Ogras U Y, Marculescu R, Marculescu D, et al. Design and management of voltage-frequency island partitioned networks -on-chip[J]. IEEE Transactions on Very Large Scale Integration ( VLSI) Systems, 2009, 17(3): 330-341.
  • 5Seiculescu C, Murali S, Benini L, et al. Comparative analysis of NoCs for two-dimensional versus three- dimensional SoCs supporting multiple voltage and frequency islands[J]. IEEE Transactions on Circuits and Systems Ⅱ. Express Briefs, 2010 ,57(5): 364-368.
  • 6Ogras U Y, Marculescu R, Choudhary P, et al. Voltage- frequency island partitioning for GALS-based networks-on- chip[C]. Proceedings of the 44th Annual Conference on Design Automation, San Diego, 2007: 110-115.
  • 7Leung L F and Tsui C Y. Energy-aware synthesis of networks-on-chip implemented with voltage islands[C]. Proceedings of the 44th Annual Conference on Design Automation, San Diego, 2007:128-131.
  • 8Jang W, Ding D, and Pan D Z. A voltage-frequency island aware energy optimization framework for networks-on- chip[C]. Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, San Jose, California, 2008: 264-269.
  • 9Ghosh P and Sen A. Efficient mapping and voltage islanding technique for energy minimization in NoC under design constraints[C]. Proceedings of the ACM Symposium on Applied Computing, Sierre, Switzerland, 2010:535-541.
  • 10Ye T T, Benini L, and Micheli G D. Analysis of energy consumption on switch fabrics in network routers[C]. Proceedings of the 39th Design Automation Conference, New Orleans. LA. 2002: 524-529.

共引文献6

同被引文献19

  • 1Arjomand M, Sarbazi-Azad H. Voltage-frequency plan- ning for thermal-aware, low-power design of regular 3- D NoCs [ C ]//23rd International Conference on VLSI Design. Bangalore, India, 2010:57 -62.
  • 2Jung H, Pedram M. Supervised learning based power management for multicore processors[J ]. IEEE Trans- actions on Computer-Aided Design of Integrated Cir- cuits" and Systems, 2010, 29(9) : 1395 - 1408.
  • 3Sharifi S, Coskun A K, Rosing T S. Hybrid dynamic energy and thermal management in heterogeneous em- bedded multiprocessor SoCs [ C]//Proceedings of the 2010 Asia and South Pacific Design Automation Confer- ence. Taipei, China, 2010:873 -878.
  • 4Ogras U Y, Marculescu R, Choudhary P, et al. Volt- age frequency island partitioning for GALS-based net- works-on-chip [ C ]//Proceedings of the 44th Annual Conference on Design Automation. New York, 2007: 110-115.
  • 5Ogras U Y, Marculescu R, Marculescu D, et al. De- sign and management of voltage-frequency island parti- tioned networks-on-chip [ J ]. IEEE Transactions on Very Large Scale Integration Systems, 2009, 17 ( 3 ) : 330 - 341.
  • 6Lee W, Liu H Y, Chan Y W. Voltage island aware floorplanning for power and timing optimization[ C]// 1EEE/ACM International Conference on Computer-Ai- ded Design. San Jose, CA, USA, 2006: 389- 394.
  • 7Sengupta D, Saleh R A. Application-driven voltage-is- land partitioning for low-power system-on-chip design [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 ( 3 ) : 316 - 326.
  • 8Ghosh P, Sen A. Energy efficient mapping and voltage islanding for regular NoC under design constraints [ J ]. International Journal of High Performance Systems Ar- chitecture, 2010, 2(3/4) : 132 - 144.
  • 9Popovich M, Friedman E G, Sotman M, et al. On- chip power distribution grids with multiple supply volt- ages for high performance integrated circuits[ C ]// Proceedings of the 15th ACM Great Lakes symposium on VLSI. Chicago, IL, USA, 2005: 2- 7.
  • 10Zhao B X, Aydin H, Zhu D. Reliability-aware dy- namic voltage scaling for energy-constrained real-time embedded systems[ C ]//2008 IEEE International Conference on Computer Design. Lake Tahoe, CA, USA, 2008 : 633 - 639.

引证文献2

计算机应用研究
2012年 第10期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部