期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

众核处理器cache一致性研究综述

Review on cache coherence for many-core CMPs
下载PDF
导出
摘要 以瓦片结构众核处理器一致性协议的设计为主线,综述了国内外近年来关于众核处理器cache一致性的相关研究;介绍了不同NUCA结构对一致性协议的影响;分析和对比了几种传统目录一致性协议的特性及其存在的问题;归纳了最新几个面向众核结构一致性协议的设计思想和特性。最后为设计具备应用程序适应性和可扩展性的cache一致性协议指出了几个关键的设计方向。 This paper took tiled many-core processor coherence protocol design as masterstroke,summed up many-core processor cache coherence related research work.It enumerated the influence of NUCA on cache coherence protocol schemes,explored the features and drawback in conventional directory-based coherence protocols,and exacted the characteristics of several novel cache coherence protocols oriented to many-core architecture.At last,It pointed out several design directions for a scalable and workloads adaptable coherence mechanisms adopted in many-core CMPs.
作者 韩立敏 安建峰 高德远 樊晓桠 任向隆
机构地区 西北工业大学计算机学院
出处 《计算机应用研究》 CSCD 北大核心 2012年第11期4011-4016,共6页 Application Research of Computers
基金 国家自然科学基金资助项目(61173047 61003037 60736012) 国家"863"计划资助项目(2009AA01Z110) 西北工业大学基础研究基金资助项目(JC201212)
关键词 CACHE一致性协议 众核处理器 瓦片化结构 NUCA cache coherence protocol many-core processor tiled structure NUCA
分类号 TP302 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献38

  • 1KHAN O, HOFFMANN H, LIS M, et al. ARCc : a case for an architecturally redundant cache-coherence architecture for large muhicores [ C]//Proc of the 29th IEEE International Conference on Computer Design. Washington DC : IEEE Computer Society ,2011:411-418.
  • 2CHAIKEN D, FIELDS C, KURIHARA K, et al. Directory-based cache coherence in large-scale multiprocessors[ J]. Computer, 1990, 23(6) :49-58.
  • 3Tilera Corporation. TILE64 processor product brief [ R/OL ]. (2008- 2009 ). http ://www. tilera, com/sites/default/files/productbriefs/ PB010_TILE64_Processor_A_v4. pdf.
  • 4FENSCH C, CINTRA M. An OS-based alternative to full hardware coherence on tiled CMPs [ C ]//Proc of the 14th International Symposium on High Performance Computer Architecture. 2008:355-366.
  • 5CELIO C P. Cache coherence strategies in a many-core processor [ D ]. Cambridge : Massachusetts Institute of Technology,2009.
  • 6DUBEY P. Recognition, mining and synthesis moves computers to the era of tera[ R ]. [ S. l. ] :Intel Technology@ Corporation,2005.
  • 7ZHOU Xiao-cheng, CHEN Hu, LUO Sai, et al. A case for software managed coherence in many-core processors [ C ]//Proc of the 2nd USENIX Workshop on Hot Topics in Parallelism. 2010.
  • 8KELM J H, JOHNSON D R, TUOHY W, et al. Cohesion: a hybrid memory model for accelerators [ C ]//Proc of the 37th International Symposium on Computer Architecture. New York : ACM, 2010 : 429- 440.
  • 9郭松柳,王海霞,薛一波,李崇民,汪东升.Hierarchical Cache Directory for CMP[J].Journal of Computer Science & Technology,2010,25(2):246-256. 被引量：4
  • 10黄河,刘磊,宋风龙,马啸宇.硬件结构支持的基于同步的高速缓存一致性协议[J].计算机学报,2009,32(8):1618-1630. 被引量：7

二级参考文献58

  • 1Kim C, Burger D, Keckler S W. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. ACM SIGPLAN Not., 2002, 37(10): 211-222.
  • 2Chishti Z, Powell M D, Vijaykumar T N. Optimizing replication, communication, and capacity allocation in CMPs. In Proc. the 32nd Annual International Symposium on Computer Architecture, Madison, USA, June 4-8, 2005, pp.357- 368.
  • 3Zhang M, Asanovic K. Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors. In Proc. the 32nd Annual International Symposium on Computer Architecture (ISCA 2005), June 4-8, 2005, pp.336-345.
  • 4Chang J, Sohi G S. Cooperative caching for chip multiprocessors. In Proc. the 33rd Annual International Symposium on Computer Architecture (ISCA 2006), Boston, USA, June 17-21, 2006, pp.264-276.
  • 5Eislly N,Peh L S,Shang L. In-network cache coherence. In Proc. the 39th International Symposium on Microarchitecture (MICRO 2006), Orlando, USA, Dec. 9-13, 2006, pp.321- 332.
  • 6Enright-Jerger N, Peh L S, Lipasti M. Virtual tree coherence: Leveraging regions and in-network Inulticast trees for scalable cache cohcrcnce. In Proc. 41st International Symposium on Microarchitecture (MICRO2008), Lake Como, Italy, Nov. 8- 12, 2008, pp.35-46.
  • 7Wallach D A. PHD: A hierarchical cache coherent protocol [Master's Thesis]. MIT, September 1992.
  • 8Gustavson D. The scalable coherent interface and related standards projects. [EEE Micro, Jan./Feb. 1992, 12(1): 10- 22.
  • 9Nilsson It, Stenstrom P. The scalable tree protocol A cache coherence approach for large-scale multiprocessors. In Proc. SPDP 1992, Arlington, USA, Dec. 1-4, 1992, pp.498-506.
  • 10Acacio M E, Gonzalez J, Garcia J Met al. A two-level directory architecture for highly scalable cc-NUMA multiproccssors. IEEE Transactions on Parallel and Distributed, Jan. 2005, 16(1): 67-79.

共引文献17

计算机应用研究
2012年 第11期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部