期刊文献+

基于建模的NoC性能评价方法研究

Modeling-based Performance Evaluation Methodology of Network on Chip
下载PDF
导出
摘要 NoC的设计空间非常庞大,并且不同方案间存在巨大的性能差异,所以在设计初期对不同的设计方案进行性能评价极其重要。以基于建模的NoC性能评价方法为主线,重点分析和对比基于仿真模型和基于分析模型的性能评价方法的研究现状和评价能力,由此归纳出NoC评价模型的准确度评估方法。最后,在对面临的挑战进行分析的基础上,提出基于建模的NoC性能评价的发展方向。 The entire design space is extremely large,and there is huge difference of performance between different options.So performance evaluation of different design becomes an important issue in initial stages.The paper took mode-ling-based performance evaluation methodology as masterstroke,discussed research status and metrics of evaluation methods which include simulation modeling and analysis modeling,and summarized accuracy estimating methods of NoC evaluation models.Also,a comparison was made between methods mentioned above.Finally,a guidance of future research was proposed based on the analysis of future challenges.
出处 《计算机科学》 CSCD 北大核心 2012年第11期294-297,共4页 Computer Science
基金 国家自然科学基金(61173047 61003037 60736012) 国家"863"基金项目(2009AA01Z110) 西北工业大学基础研究基金"性能约束的片上网络低功耗设计技术"资助
关键词 片上网络 性能评价 仿真模型 分析模型 Network on chip Performance evaluation Simulation model Analysis model
  • 相关文献

参考文献23

  • 1Dally W J,Towles 13. Route packets, not wires: on-chip intercon- nection networks [C] // Design Automation Conference. 2001 : 683-689.
  • 2Lu Zhong-hai, Thid R,Millberg M, et al. NNSE: Nostrum net- work-on-chip simulation environment[C]//Swedish System-on- Chip Conference. 2005 : 1-4.
  • 3Eisley N, Li-Shiuan P. High-level power analysis for on chip networks[C]//CASES'04. 2004: 104-115.
  • 4Wang Hang-sheng, Zhu Xin-ping, Li-Shiuan P, et al. Orion A power-performance simulator for interconnection networks[C]/// MICRO' 35. 2002 : 294-305.
  • 5Agarwal N, Krishna T, Li-Shiuan P, et al. GARNET: A detailed on-chip network model inside a full-system simulator[C]//IEEE ISPASS. 2009 : 33-42.
  • 6Martin M M Sorin D J, Beckmann B M, et ak Multifacet ' s general execution-driven multiprocessor simulator (GEMS) toolse[J]. ACM SIGARCH Computer Architecture News, 2005,33 (4) : 92-99.
  • 7Palesi M, Patti D, Fazzino P. Noxim: the noc simulator user guide [EB/OL]. http://noxim, source{orge, net/pub/Noxim User Guide. pdf, 2011-02k23.
  • 8Nirgam J L. A simulator {or noc interconnect routing and appli cations modeling, vl. 1 [EB/OL]. http://nirgam, ecs. soton, ac. uk/Documentation, php, 2011-02-23.
  • 9Dally W J. Performance analysis of k-ary n-cube interconnection networks[J]. IEEE Transactions on Computers, 1990, 39 (6): 775-785.
  • 10Adve V S, Vernon M K. Performance analysis of mesh intercon- nection networks with deterministic routing[J]. IEEE Transac- tions on Parallel and Distributed Systems, 1994,5(3):225-246.

二级参考文献20

  • 1侯国峰 李涛 等.动态互连网络研究.2000年中国计算机学会计算机体系结构学术年会论文集[M].哈尔滨:-,2000.123-128.
  • 2郑纬民 汤志忠.计算机体系结构(第二版)[M].北京:清华大学出版社,1998..
  • 3Dally W J, Towles B. Route packets, not wires: on-chip interconnection networks [C] //Proceedings of the 38th Design Automation Conference, Las Vegas, 2001 : 683-689
  • 4Dally W J. Performance analysis of k-ary n-cube interconnection networks [J]. IEEE Transactions on Computers, 1990, 39 (6) : 775-785
  • 5Adve V S, Vernon M K. Performance analysis of mesh interconnection networks with deterministic routing [J]. IEEE Transactions on Parallel and Distributed Systems, 1994, 5(3): 225-246
  • 6Agarwal A. Limits on interconnection network performance [J]. IEEE Transactions on Parallel and Distributed Systems, 1991, 2(4): 398-412
  • 7Hu J C, Ogras U Y, Marculescu R. System-level buffer allocation for application-specific networks-on-chip router design [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(12): 2919-2933
  • 8Ogras U Y, Marculescu } Analytical router modeling for networks- on-chip performance analysis [C] //Proceedings of Design, Automation and Test in Europe Conference, Acropolis, 2007:1096-1101
  • 9Huang T C, Ogras U Y, Marculescu R. Virtual channels planning for networks-on-chip [C] //Proceedings of International Symposium on Quality Electronic Design, San Jose, 2007:879-884
  • 10Guz Z, Walter I, Bolotin E, etal. Efficient link capacity and QoS design for wormhole network-on-chip[C] //Proceedings of the Conference Design, Automation and Test in Europe, Munich, 2006:1-6

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部