期刊文献+

基于竞争概率的片上网络带宽分配方法 被引量:2

Bandwidth Allocation Approach for Network-on-Chip Based on Contention Probability
下载PDF
导出
摘要 在面向特定应用的片上系统中,不同模块之间的通信量和延迟需求差异很大,均等位宽的链路不能充分利用带宽资源。为此,提出一种非均匀的带宽分配方案,根据流量特征和竞争状况设定各链路的数据宽度,采用异构的互联结构合理分配连线资源并优化吞吐量。实验结果表明,在均匀流量模式下,非均匀位宽的异构网络和同构架构的吞吐量相近,而连线资源节省16%。在热点流量模式下,异构网络能够有效缓解局部拥塞状况,提高网络吞吐量。 In application-specific systems on chip, traffic load between different modules is imbalanced and the delay requirements vary largely, thus bandwidth cannot be fully used ha uniform links. This paper presents a non-uniform bandwidth allocation approach, which assigns different width of data wires to each link according to traffic patterns and contention probability. The proposed method employs a heterogeneous architecture to allocate wire resources and optimize throughput. Experimental results demonstrate that under uniform traffic pattern, the optimized heterogeneous network achieves 16% wire savings with similar throughput compared with a regular Network-on-Chip(NoC). Under hotspot traffic pattern, it effectively alleviates local congestion and improves system throughput.
出处 《计算机工程》 CAS CSCD 2012年第22期55-58,共4页 Computer Engineering
基金 国家自然科学基金资助项目(61204030) 中央高校基本科研业务费专项基金资助项目(2010QNA5033) 浙江省自然科学基金资助项目(LQ12F04002)
关键词 片上网络 异构互联结构 转发概率 端口竞争 资源分配方法 网络吞吐量 Network-on-Chip(NoC) heterogeneous interconnection structure forwarding probability port contention resource allocation approach network throughput
  • 相关文献

参考文献8

  • 1张浩,张盛兵.片上网络:一种新兴的片上系统设计方法[J].计算机工程与科学,2009,31(2):97-99. 被引量:1
  • 2Chou Chenling, Marculescu R. User-centric Design Space Exploration for Heterogeneous Network-on-Chip Platforms[C]// Proc. of Conference on Design, Automation and Test in Europe. [S. 1.]: IEEE Press, 2009: 15-20.
  • 3Grot B, Hestness J, Keckler S W, et al. A Heterogeneous Network- on-Chip Architecture for Scalability and Service Guarantees[C]// Proc. of the 38th Annual International Symposium on Computer Architecture. [S. 1.]: ACM Press, 2011.
  • 4Ogras U Y, Marculescu R. "It's a Small World After All": NoC Performance Optimization via Long-range Link Insertion[J]. IEEE Trans. on Very Large Scale Integration Systems, 2006, 14(7): 693-706.
  • 5Guz Z, Walter I, Bolotin E, et al. Efficient Link Capacity and QoS Design for Network-on-Chip[C]//Proc. of Conference on Design, Automation and Test in Europe. [S. 1.]: IEEE Press, 2006.
  • 6Dally W, Towles B. Principles and Practices of Interconnection Networks[M]. San Francisco, USA: Morgan Kaufmann Publishers, 2003.
  • 7Dally W J. Virtual-channel Flow Control[J]. IEEE Trans. on Parallel and Distributed Systems, 1992, 3(2): 194-205.
  • 8赖明澈,王志英,郭建军,戴葵.具有拥塞缓解策略的动态虚拟通道研究及其VLSI实现[J].计算机学报,2008,31(11):2026-2037. 被引量:8

二级参考文献26

  • 1Dally William J. Route packets, not wires: On-chip interconnection networks//Proceedings of the 38th Design Automation Conference. Las Vegas, NV, 2001:684-689
  • 2Karol M J et al. Input versus output queueing on a space-division packet switch. IEEE Transactions on Communications, 1987, 35(12): 1347-1356
  • 3Nikolay Kavaldjiev, Smit Gerard J M. A virtual channel network-on chip for GT and BE traffic//Proceedings of the VLSI Technologies and Architectures. Karlsruhe, Germany, 2006:211-216
  • 4Aline Mello, Leonel Tedesco. Virtual channel in network on chip: Implementation and evaluation on hermes NoC//Proceedings of the 18th Annual Symposium on Integrated Circuits and System Design. Florianopolis, Brazil, 2005: 178- 183
  • 5Mullins R, West A, Moore S. Low-latency virtual-channel routers for on-chip networks//Proceedings of the IEEE Symposium on Computer Architecture. Munchen, Germany, 2004:188-200
  • 6Wang H, Zhu X, Peh L, Malik S. Orion: A power-perform ance simulator for interconnection networks//Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture. Istanbul, Turkey, 2002:294-305
  • 7Chen X, Peh L. Leakage power modeling and optimization in interconnection networks//Proceedings of the 2003 International Symposium on Low Power Electronics and Design. Seoul, Korea, 2002:90-95
  • 8Hu J, Ogras U Y. System-level buffer allocation for application-specific networks-on-chip router design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(12): 2919-2933
  • 9Huang Ting-Chun, Ogras Umit Y. Virtual channels planning for networks-on-chip//Proceedings of the 8th International Symposium on Quality Electronic Design. San Jose, CA, 2007: 879-884
  • 10Tamir Y, Frazier G L. High-performance multiqueue buffers for VLSI communication switches//Proceedings of the Annual International Symposium on Computer Architecture. Honolulu, USA, 1988: 343-354

共引文献7

同被引文献7

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部