期刊文献+

量子逻辑电路故障检测定位及自修复方法研究

Reseach on fault detection,location and self-repairing of quantum logic circuits
下载PDF
导出
摘要 对量子逻辑电路规模逐渐增大、电路可靠性逐渐下降的问题,提出基于单个量子逻辑门的在线故障检测定位方法,该方法使用新构造的检测信号生成门与故障检测门,利用奇偶保持特性判断待测量子逻辑门是否发生故障,同时在设计过程中对信号检测电路进行检验,保证检测电路的正确性。此外提出了基于硬件冗余的量子逻辑电路自修复设计方法。实验结果表明,文中故障检测方法在量子门和垃圾位等性能指标上相对已有方法均有了改进,首次实现的量子逻辑电路的自修复设计,大大提高了电路的容错能力和可靠性。 Aiming at the enlarging scale of quantum logic circuits and the degradation of reliability, a new online error detection method based on single quantum gate is proposed. A new signal generation gate and an error detection gate are designed by the method and the parity-preserving characteristics are used to detect the error of the circuits. In the meantime, the method can detect the signal generation gate, ensuring the correctness of the gate. In addition, a new self-repairing method for quantum logic circuits based on hardware redundancy is given. The results show that the new method can detect all the error with less quantum gates and garbage outputs, and the first-realized self repairing method increases the fault-tolerance capability and reliability of the quantum circuits.
出处 《量子电子学报》 CAS CSCD 北大核心 2012年第6期688-694,共7页 Chinese Journal of Quantum Electronics
基金 航空科学基金(2011ZD52050) 江苏省普通高校研究生科研创新计划资助项目(CXLX11_0183) 南京航空航天大学基本科研业务费专项科研项目资助(56XZA11008)
关键词 量子光学 量子逻辑电路 故障检测 自修复 奇偶保持 quantum optics quantum logic circuits error detection self-repair parity-preserving
  • 相关文献

参考文献6

二级参考文献53

  • 1苗二龙,莫小范,桂有珍,韩正甫,郭光灿.相位调制自由空间量子密钥分配[J].物理学报,2004,53(7):2123-2126. 被引量:18
  • 2管致锦,秦小麟,葛自明.量子电路可逆逻辑综合的研究及进展[J].南京邮电大学学报(自然科学版),2007,27(2):24-27. 被引量:4
  • 3ISLAM M S,RAHMAN M M,BEGUM Z,et al.Fault tolerant reversible logic synthesis:carry look-ahead and carry-skip adders[C].International Conference on Advances in Computational Tools for Engineering Applications,Beirut,Lebanon,2009:396-401.
  • 4DILIP P,LALA P K,DI J,et al.Reversible-logic design with online testability[J].IEEE Transactions on Instrumentation and Measurement,2006,55(2):406-414.
  • 5MAHAMMAD S N,VEEZHINATHAN K.Constructing online testable circuits using reversible logic[J].IEEE Transactions on Instrumentation and Measurement,2010,59(1):101-109.
  • 6BISWAS A K,HASAN M M,CHOWDHURY A R,et al.Efficient approaches for designing reversible binary coded decimal adders[J].Microelectronics Journal,2008,39(12):1693-1703.
  • 7HAQHPARAST M,NAVI K.A novel fault tolerant reversible gate for nanotechnology based systems[J].American Journal of Applied Sciences,2008,5(5):519-523.
  • 8BABU H M H,CHOWDHURY A R.Design of a compact reversible binary coded decimal adder circuit[J].Journal of Systems Architecture,2006,52(5):272-282.
  • 9HAQHPARAST M,NAVI K.A novel reversible BCD adder for nanotechnology based systems[J].American Journal of Applied Sciences,2008,5(3):282-288.
  • 10ISLAM M S,RAHMAN M M,BEGUM Z,et al.Low cost quantum realization of reversible multiplier circuit[J].Information Technology Journal,2009,8(2):208-213.

共引文献84

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部