6Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura. On Designs of Radix Converters Using Arithmetic Decompositions (Binary to Decimal Converters) [J] IEEE the 37th International Symposium on Multiple-Valued Logic (ISMVL'07) Dec.2007, vol.15, No.12: 1533-1544.
7Buford M. Guy III. VLSI Design of a Custom ASIC using VHDL for Converting 12-bit Binary to BCD [J] IEEE 1995.
8S. Muroga, VLSI System Design [M], John Wiley & Sons, 1982: 293-306.
9T. Sasao. Radix converters: Complexity and implementation by LUT cascades [J], 35th International Symposium on Multiple Valued Logic, Calgary, Canada, May 19-21, 2005: 256-263.
10T. Sasao, Analysis and synthesis of weighted-sum functions [J] IEEE Trans. on CAD, Vol. 25, No. 5, May 2006: 789-796.
