期刊文献+

HR-1 DSP软件模拟器设计 被引量:1

THE DESIGN OF SOFTWARE SIMULATOR HR-1 DSP
下载PDF
导出
摘要 HR-1(华睿1号)是核高基重大专项中面向雷达应用的一款高性能DSP。为了方便HR-1的后续开发验证,需要一款相应的软件模拟器进行支持。在一款周期精度的模拟器——gem5的基础上,设计并实现了HR-1模拟器。实验结果表明该模拟器对HR-1的开发验证具有指导意义。 HR-1 is a high-performance DSP for radar application in national major special projects of core electronic devices,high-end general chips and basic software products.For facilitating further development and verification of HR-1,a corresponding software simulator is required to support it.We design and implement a software simulator for HR-1 based on a cycle accuracy simulator gem5 in this paper.Experiment results show that the proposed simulator has an instructive meaning to the development and verification of HR-1.
出处 《计算机应用与软件》 CSCD 北大核心 2012年第11期101-103,176,共4页 Computer Applications and Software
基金 核高基重大专项(2009ZX01034-001-001-001)
关键词 HR-1 DSP Gem5 模拟器 HR-1 DSP Gem5 Simulator
  • 相关文献

参考文献6

  • 1Bhaskran V, Konstantinides K. Image and Video Compression Standards. Algorithms and Architecture [ M ]. 2nd ed. Kluwer Acaclemic Publishers, 1998.
  • 2Lapsley P, Bier J, Shoham A, et al. DSP Processor Fundamentals : Architectures and Features [ J ]. IEEE Press series on Signal Processing, 1996.
  • 3Berkeley Design Technology Inc. VLIW Architectures for DSP [ C ]. DSP World/ICSPAT, Orlando Florida, November, 1999.
  • 4http ://www. gem5. org.
  • 5Nathan Binkert, Bradford Beckmann, Gabriel Black,et al. The gem5 simulator [ J ]. ACM SIGARCH Computer Architecture News, 2011,39 (2).
  • 6Mark Gebhart, Joel Hestness, Ehsan Fatehi, et al. Running PAR- SEC2.1 on M5 [ R]. The University of Texas at Austin, Department of Computer Science. Technical Report#TR-09-32, October 27, 2009.

同被引文献9

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部