期刊文献+

Switched-capacitor multiply-by-two amplifier with reduced capacitor mismatches sensitivity and full swing sample signal common-mode voltage

Switched-capacitor multiply-by-two amplifier with reduced capacitor mismatches sensitivity and full swing sample signal common-mode voltage
原文传递
导出
摘要 A switched-capacitor amplifier with an accurate gain of two that is insensitive to component mismatch is proposed.This structure is based on associating two sets of two capacitors in cross series during the amplification phase.This circuit permits the common-mode voltage of the sample signal to reach full swing.Using the charge-complement technique,the proposed amplifier can reduce the impact of parasitic capacitors on the gain accuracy effectively.Simulation results show that as sample signal common-mode voltage changes,the difference between the minimum and maximum gain error is less than 0.03%.When the capacitor mismatch is increased from 0 to 0.2%,the gain error is deteriorated by 0.00015%).In all simulations,the gain of amplifier is 69 dB. A switched-capacitor amplifier with an accurate gain of two that is insensitive to component mismatch is proposed.This structure is based on associating two sets of two capacitors in cross series during the amplification phase.This circuit permits the common-mode voltage of the sample signal to reach full swing.Using the charge-complement technique,the proposed amplifier can reduce the impact of parasitic capacitors on the gain accuracy effectively.Simulation results show that as sample signal common-mode voltage changes,the difference between the minimum and maximum gain error is less than 0.03%.When the capacitor mismatch is increased from 0 to 0.2%,the gain error is deteriorated by 0.00015%).In all simulations,the gain of amplifier is 69 dB.
出处 《Journal of Semiconductors》 EI CAS CSCD 2012年第11期72-78,共7页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(Nos.61036004,61076024)
关键词 multiply-by-two amplifier mismatch-insensitive amplifier full swing switched-capacitor circuits multiply-by-two amplifier mismatch-insensitive amplifier full swing switched-capacitor circuits
  • 相关文献

参考文献13

  • 1Oh T H, Lee H Y, Kim J H, et al. A 16 b 10 MS/s digitally selfcalibrated ADC with time constant control. IEEE Custom Integrated Circuits Conference, 2008: 113.
  • 2Figueiredo M, Paulino N, Evans G, et al. New simple digital selfcalibration technique for pipeline ADCs using the internal thermal noise. IEEE International Symposium on Circuits and Systems, 2008: 232.
  • 3Chen H S, Song B S, Bacrania K. A 14-b 20-MS/s CMOS pipelined ADC. IEEE J Solid-State Circuits, 2001, 36(6): 997.
  • 4Kuo C H, Fan T H, Kuo T H. Leading-subcycles capacitor error-averaging scheme for cyclic ADCs. IEEE Trans Instrumentation and Measurement, 2011, 60(3): 776.
  • 5Lee K S, Choi Y, Maloberti F. SC amplifier and SC integrator with an accurate gain of 2. IEEE Trans Circuits Syst II, Express Briefs, 2005, 52(4): 194.
  • 6Lu C C, Tung W X. Switched-capacitor multiply-by-two amplifier for high-resolution pipelined A/D converter. 51st Midwest Symposium on Circuits and Systems, 2008: 690.
  • 7Quinn P, Pribytko M. Capacitor matching insensitive 12-bit 3.3 MS/s algorithmic ADC in 0.25 /xm CMOS. Proc IEEE Custom Integr Circuits Conf, 2003: 425.
  • 8Galhardo A, Goes J, Paulino N, et al. Design of a low-power, open loop, multiply-by-two amplifier with gain-accuracy improved by local-feedback. MIXDES-16th International Confer-ence Mixed Design of Integrated Circuits & Systems, 2009: 25.
  • 9Goes J, Pereira J C, Paulino N, et al. Switched-capacitor multiply-by-two amplifier insensitive to component mismatches. IEEE Trans Circuits Syst II, Express Briefs, 2007, 54(1): 29.
  • 10Johns D, Martin K. Analog integrated circuit design. New York: John Wiley & Sons, 1997.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部