期刊文献+

基于消息机制的片上多处理器系统的研究 被引量:2

Research of On-chip Multiprocessor System Based on Message Mechanism
下载PDF
导出
摘要 描述了一种基于消息机制构建的片上多处理器系统。该系统采用主从结构,运用消息进行通信,并且从处理器之间彼此相互独立,在硬件结构与软件设计上保持一致。这样不仅简化了系统的设计,更使得系统具有一定的容错性与稳定性。最后在Quartus软件中设计并且综合,在该系统下运行JPEG编码算法,当运行于100MHz时,测得系统在不同个数处理器时的处理性能,满足了设计要求。 In this paper, a multi-processor system on chip based on message mechanism is introduced. This system uses a master-slave structure, and message is used to communicate. Slave processors are independent from each other, and the hardware architecture and software design are the same. In this way, it not only simplifies the system design, but also makes the system a certain degree of fault tolerance and stability. Finally, this system is designed and integrated in Quartus. JPEG encoding algorithm is designed for this system. When this system runs at 50 MHz, the process performance in different number of processors is recorded, meeting the design needs.
出处 《单片机与嵌入式系统应用》 2012年第12期16-18,22,共4页 Microcontrollers & Embedded Systems
关键词 多处理器 消息机制 FPGA DMA multiprocessors message mechanism FPGA DMA
  • 相关文献

参考文献7

  • 1Mamza J, Makyla P, Dziekonski A, et al. Multi - core andmultiprocessor implementation of numerical integration in Finite Element Method[C]//2012 19th International Confer ence on Microwave Radar and Wireless Communications (MIKON), 21 - 23 May 2012:457 - 461.
  • 2Pham P - H, Song J, Park J, et al. Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip[J]. IEEE Transactions on Very Large Scale Int egration (VLSI) Systems, 2 012 ( 9 9) : 1 - 5.
  • 3Falko G, Rainer S, Gerhard F. Administration and communication-aware IP core mapping in scalable multiprocessor system-on-chips via evolutionary computing[C]//2012 IEEE Congress on Evolutionary Computation(CEC), 10 - 15 June 2012 : 1 - 8.
  • 4Nita I. Multiprocessor real time edge detection using FPGA IPcores[J]. IEEE Conference Publications, 2011,11(8): 331 - 334.
  • 5Zhao J, Yang Y-m. Real-time Image Processing System Base on Multi-core Processor[J]. IEEE Conference Publications, 2009,9(4) :329 - 332.
  • 6钱诚,刘道福,陈云霁.多核处理器片上网络trace压缩方法[J].高技术通信,2011.21(3):254-260.
  • 7赵振华,郑红.嵌入式可重构的多DSP图像并行处理系统[J].单片机与嵌入式系统应用,2009,9(2):12-15. 被引量:8

二级参考文献4

共引文献7

同被引文献24

引证文献2

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部