期刊文献+

一种基于直方图的ADC静态参数内建自测试设计方案 被引量:2

A BIST Scheme Base on Histogram to Test ADC Static Parameters
下载PDF
导出
摘要 本文提出了一种基于直方图(Histogram)的内建自测试(BIST)结构来测试ADC的静态参数,包括偏移误差(Offset Error)、增益误差(Gain Error)、积分非线性(INL)和微分非线性(DNL).BIST体系结构主要包括波形生成控制器、一个基于DDS的数字正弦发生器、一个数字三角波发生器和一个CPU核.三角波信号被用来作为激励信号,经过数字三角波发生器和DAC转换而成.这种ADC内建自测试方案可以通过编程实现重配置,主要包括ADC精度(与待测ADC有关)、激励信号波形类型、频率和初始相位.整个BIST通过FPGA开发板来实现,实验结果表明此BIST结构可以有效测试ADC的静态参数. This paper proposes a new built-in sell-test (BISI) scheme based on histogram to test anaiog-to-algitai converter (ADC) static parameters, including the Offset Error, the Gain Error, the Integral Non-linearity (INL) and the Differential Non-linearity (DNL). The proposed BIST mainly consists of a waveform generate controller, a direct digital synthesizer (DDS) sine waveform generator, a triangle waveform generator and a CPU core. The triangular wave signal is used as the stimulus, generated by a triangle waveforrn generator. This ADC BIST scheme features that the waveform, the frequency, the initial phase can be reconfigured through programming. The BIST is implemented on a FPGA development board, and experiment results indicate that the BIST scheme can effectively test static parameters of ADCs.
出处 《微电子学与计算机》 CSCD 北大核心 2012年第12期112-115,共4页 Microelectronics & Computer
基金 国家重大专项(2009ZX02038)
关键词 ADC 内建自测试 静态参数 FPGA ADC BIST static parameters FPGA
  • 引文网络
  • 相关文献

参考文献6

  • 1Provost B, Sanchez-Sinencio E. On-chip-ramp generators for mixed-signal BIST and ADC self-test[J]. Ieee Journal of Solid-State Circuits, 2003,38(2): 263-273.
  • 2Bernard S. On-chip generation of ramp and triangle wave stimuli for ADC BIST[J]. Journal of Electronic Testing-Theory and Applications, 2003, 19 ( 4 ): 469-479.
  • 3References Nagi N, A Signature analyzer for analog and mixed-signal eircuits[C]// International Confer- ence on Computer Design: Vlsi in Computers and Processors, Proceedings, 1994 : 284-287.
  • 4Ohletz M J, Hybrid built-in self-test(hbist) for mixed analog digital integrated-circuits[C]//proceedings of the European Test Conference [S. L. ]: IEEE, 1991:307-316.
  • 5Toner M F,Roberts G W. A bist scheme for a sur,gain tracking, and frequen-cy-response test of a sigma-delta adc[J]. Ieee Transactions on Circuits and Systems Ii- Analog and Digital Signal Processing, 1995, 42 (1): 1-15.
  • 6Sunter S K, Nagi N. A simplified polynomial-fitting algorithm for DAC and ADC BIST[C]//proceedings of the International Test Conference. San Jose, CA: IEEE, 1997: 389-395.

同被引文献16

引证文献2

;
使用帮助 返回顶部