期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

Design of 32-bit differential paired eFuse OTP memory in a form of two-dimensional array

Design of 32-bit differential paired eFuse OTP memory in a form of two-dimensional array
下载PDF
导出
摘要 A differential paired eFuse OTP(one-time programmable)memory cell which can be configured into a 2D(two-dimensional)eFuse cell array was proposed.The sensible resistance of a programmed eFuse link is a half smaller than that of the single-ended counterpart and BL datum can be sensed without a reference voltage.With this 2D array of differential paired eFuse OTP memory cells,we design a 32-bit eFuse OTP memory IP.We use a sense amplifier based D F/F circuit as the BL(bit-line)SA(sense amplifier)and design a sensing margin test circuit with a variable pull-up load.It is confirmed by the function test that the designed 32-bit OTP memory IP functions normally on 30 sample dies. A differential paired eFuse OTP （one-time programmable） memory cell which can be configured into a 2D （two-dimensional） eFuse cell array was proposed. The sensible resistance of a programmed eFuse link is a half smaller than that of the single-ended counterpart and BL datum can be sensed without a reference voltage. With this 2D array of differential paired eFuse OTP memory cells, we design a 32-bit eFuse OTP memory IP. We use a sense amplifier based D F/F circuit as the BL （bit-line） SA （sense amplifier） and design a sensing margin test circuit with a variable pull-up load. It is confirmed by the function test that the designed 32-bit OTP memory IP functions normally on 30 sample dies,
作者 KIM Yoon-kyu JANG Ji-hye YOON Geon-soo LEE Dong-hoon HA Man-yeong HA Pan-bong KIM Young-hee
机构地区 Department of Electronic Engineering
出处 《Journal of Central South University》 SCIE EI CAS 2012年第12期3484-3491,共8页 中南大学学报（英文版）
基金 Project supported by the Second Stage of Brain Korea 21 Projects supported by Industrial Strategic Technology Development Program funded by the Ministry of Knowledge Economy (MKE,Korea)(10039239,"Development of Power Management System SoC Supporting Multi-Battery-Cells and Multi-Energy-Sources for Smart Phones and Smart Devices")
关键词 eFuse one-time programmable memory 2-dimensional array OTP存储器 设计变量 32位 差分 阵列 读出放大器 存储单元 二维数组
分类号 TP333 [自动化与计算机技术—计算机系统结构] TH122 [机械工程—机械设计及理论]
  • 相关文献

参考文献1

二级参考文献15

  • 1CHA H K, YUN I H, KIM B J, SO B C, CHUNK H, NAM I K, LEE K. A 32-KB standard CMOS antifuse one-time programmable rom embedded in a 16-bit microcontroller [J]. IEEE Journal of Solid-State Circuit, 2006, 41 (9): 2115-2124.
  • 2KULKARNI S H. High-density 3-D metal-fuse PROM featuring 1.37 μm2 ITIR bit cell in 32nm high-k metal-gate CMOS technology [C]// Symposium on VLSI Circuits. USA: IEEE Press, 2009: 28-29.
  • 3MATSUFUJI K, NAMEKAWA T, NAKANO H, ITO H, WADA O, OTSUKA N. A 65 nm pure CMOS one-time programmable memory using a two-port antifuse cell implemented in a matrix structure [C]// Proceedings of IEEE Asian Solid-State Circuit Conference. Jeju: 2007: 212-215.
  • 4LI Long-zhen, KIM T H, SHIM O Y, PARK M H, HA P B, KIM Y H. Design of synchronous 256-bit OTP memory [J]. KIM1CS of Semiconductors and Communications, 2008, 12(7): 1227-1234.
  • 5CHOI J S, WEE J K, CHO H Y, KIM P J, OH J K, LEE C H, CHUNG J Y, KIM S C, YANG W. Antifuse EPROM circuit for field programmable DRAM [C]// Proceedings of IEEE International Solid-State Circuits Conference. San Francisco, 2000: 406-407.
  • 6BARSATAN R, MAN T Y, CHAN M S. A zero mask one-time programmable memory array for RFID applications [C]// Proceedings of IEEE International Symposium on Circuits and Systems. Island of Kos, 2006: 975-978.
  • 7ALAVI M, BOHR M, HICKS J, DENHAM M, CASSENS A, DOUGLAS D, TSAI M C. A PROM element based on silicide agglomeration of poly fuses in a CMOS logic process [C]// Proceedings of 1EEE Electron Devices Meeting. Washington, 1997: 855-858.
  • 8FELLNER J, BOESMUELLER P, REITER H. Lifetime study for a poly fuse in a 0.35 ~tm polycide CMOS process [C]// Proceedings of IEEE the 43rd Annual International Reliability Physics Symposium. San Jose, 2005: 446-449.
  • 9FELLNER J, PREMSTAETTEN S. A one time programming cell using more than two resistance levels of a polyfuse [C]// Proceedings of IEEE Custom Integrated Circuits Conference. San Jose, 2005: 263-266.
  • 10SAFRAN J, LESLIE A, FREDEMAN G, KOTHANDARAMAN C, CESTERO A, CHEN X, RAJEEVAKUMAR R, KIM D K, LI yanzun, MOY D, ROBSON N, KIRIHATA T, IYER S. A compact cruse programmable array memory for SOI CMOS [C]// Proceedings of Symposium on VLSI Circuits. Kyoto, 2007: 72-73.
Journal of Central South University
2012年 第12期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部