期刊文献+

高性能NAND Flash控制器在SoC平台中的设计与应用 被引量:6

DESIGN AND APPLICATION OF A NAND FLASH CONTROLLER WITH HIGH PERFORMANCE IN SOC PLATFORM
下载PDF
导出
摘要 NAND Flash在现代数码产品中得到了广泛的应用,在片上系统芯片中集成NAND Flash控制器已成为一种趋势。分析SoC平台中高性能NAND Flash控制器的实现方案,提出两种改进NAND Flash控制器数据读写速度的技术,在面积增加很小的情况下,有效地改善了控制器的性能。该设计方法已通过了仿真测试和FGPA验证,在SMIC 0.18μm工艺库下的综合速度能够达到121MHz。 NAND Flash has been widely applied in modem digital products, it has become a trend to integrate an NAND Flash controller into SoC. In this paper, the implementation scheme of an NAND Flash controller with high performance on SoC platform is analysed, and two technologies for improving data access speed of NAND Flash controller are proposed. The performance of the controller is improved effectively at the cost of moderately higher area complexity. The design method has passed simulation test and FPGA verification, and in CMOS technology of SMIC 0.18 um standard, the operation frequency of controller achieves 121MHz.
作者 郭瑞 赵新辉
出处 《计算机应用与软件》 CSCD 北大核心 2012年第12期116-119,共4页 Computer Applications and Software
基金 四川省教育厅自然科学青年基金项目(07ZB005)
关键词 SOC NAND FLASH控制器 System on a Chip (SoC) NAND flash controller
  • 相关文献

参考文献4

二级参考文献11

共引文献9

同被引文献35

  • 1马秦生,魏翠,孙力军,秦鸣,曹阳.嵌入式SoC总线分析与研究[J].中国集成电路,2007,16(3):45-49. 被引量:7
  • 2刘思平,陈利学.基于FPGA的NAND FLASH控制器[J].现代电子技术,2007,30(9):134-135. 被引量:10
  • 3王力纬,曹阳,朱小虎,李晓辉.多端口存储器控制器IP核的设计与实现[J].武汉大学学报(理学版),2007,53(5):617-621. 被引量:5
  • 4BERGERON J. Writing Testbench -functional verification of HDL models [M]. New York:Kluwr Academic Publishers,300.
  • 5BHASKERJ,徐振林.VerilogHDL硬件描述语言[M].北京:机械工业出版社,2004.
  • 6LEE C, BAEK S H, PARK K H. A hybrid flash file system based on NOR and NAND Flash memories for embedded devices[ J]. IEEE Transactions on Computers, 2008, 57(7) : 1002 - 1008.
  • 7IBM. 128-bit Processor Local Bus Architecture Specifications Version 4.6[ R]. Armonk: IBM, 2005.
  • 8IBM. Device Control Register Bus 3.5 Architecture Specifications, Annonk: IBM, 2006.
  • 9IBM. IBM Nand Flash Controller Data Book[ R]. Armonk: IBM, 2006:35-43.
  • 10Wei Lin, Shao - Wei Yen, Yu - Cheng Hsu, et al. A low power and ultra high reliability LDPC error correction en- gine with Digital Signal Processing for embedded NAND Flash Controller in 40nm CMOS[ C]. VLSI Circuits Digest of Technical Papers,2014 : 1 - 2.

引证文献6

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部