期刊文献+

Linux系统运行态的动态变频低功耗策略

Low Power Strategy for Linux Running Mode Based on Dynamic Frequency Scaling
下载PDF
导出
摘要 基于自主设计的嵌入式低功耗平台,深入分析了Linux系统运行态的低功耗管理技术。在分析Linux运行时动态变频技术的基础上,设计实现了动态变频的驱动层和内核适配层,提出了基于打分制的用户层策略和低开销的ondemand内核态策略。实验结果表明,在典型的应用场景下,采用提出的系统运行态功耗管理技术后,与优化前相比,系统运行功耗可降低28%。 Based on self-designed embedded low-power platform, an in-depth analysis was made on power consumption in Linux running mode, and power management technology in Linux running mode was discussed in detail. Dynamic frequency scaling (DFS) technique in Linux running mode was analyzed systemically, and the driver and kernel adaptive level for DFS were designed and implemented. A user strategy based on points system and a so- called on-demand kernel scheme with low overhead were presented. Experimental results indicated that, with the proposed optimization approaches, the system power in running mode was reduced by 28% in typical application scenario, compared to that before optimization.
出处 《微电子学》 CAS CSCD 北大核心 2012年第6期810-814,共5页 Microelectronics
基金 江苏省科技型企业创新资金项目(BC2009207)
关键词 LINUX 动态变频 低功耗策略 Linux Dynamic frequency select Low-power strategy
  • 相关文献

参考文献12

  • 1陈颖莹.德州仪器推出四款全新处理器[J].电子技术应用,2009,35(8):1-1. 被引量:2
  • 2MEEHAN A, GAO H, LEWANDOWSKI Z. Energyharvest with microbial {uel cell and power management system [J]. Energy Conversion Congr and Expo, 2009 : 3558-3563.
  • 3TAKAHASHI O, ADAMS C, AULT D, et al. Migration of cell broadband engine from 65 nm SO1 to 45 nm SOC [C] // Digest of Technical Papers IEEE Int Sol Sta Circ Con{. San Francisco, CA, USA, 2008 : 86-87.
  • 4邹志革,邹雪城,黄峰.低压低功耗模拟集成电路设计技术及展望[J].微电子学,2006,36(1):60-65. 被引量:9
  • 5ARYANFAR F, WU T, KOOCHAKZADEH M, et al. A sub-resonant 40 GHz clock distribution network with near zero skew [C] // IEEE MTT-S Int Microwave Syrup. San Francisco, CA, USA. 2010: 1190-1193.
  • 6ARNAUD F, THEAN A, ELLER M, et al. Competitive and cost effective high-k based 28 nm CMOS technology for low power applications [C] // Tech Dig - Int Elee Dev Meet. Baltimore, MD, USA. 2009 : 1-4.
  • 7MARISETTY S, SRIVASTAVA D, HOFFMANN J. Low power Intel architecture platform for in-vehicle infotainment [J ]. Intel Technology J, 2009, 13 ( 1 ) : 160-181.
  • 8VICTOR D W, LUDDEN J M, PETERSON R D, et al. Functional verification of the POWER5 microprocessor and POWER5 multiprocessor systems [J]. IBM J Research and Development, 2005, 49 (4, 5) : 541-553.
  • 9FENGW C, CHING A, HSU C H. Green supercomputing in a desktop box [C] // IEEE Int Parallel and Distributed Processing Symp. Long Beach, CA, USA. 2007: 1-8.
  • 10东芯IV+SEP4020嵌入式微处理器用户手册V1.9.0[EB/OL].http://www.prochip.com.cn/download-list,2009.

二级参考文献24

  • 1刘忠立.SOICMOS模拟集成电路发展概述[J].微电子学,2004,34(4):384-389. 被引量:1
  • 2严晓浪,吴晓波.低压低功耗模拟集成电路的发展[J].微电子学,2004,34(4):371-376. 被引量:10
  • 3胡伟武,张福新,李祖松.龙芯2号处理器设计和性能分析[J].计算机研究与发展,2006,43(6):959-966. 被引量:37
  • 4Yeo K-S,Rofail S S.低压低功耗CMOS/BiCMOS超大规模集成电路[M].周元兴,张志龙.北京:电子工业出版社,2003.2-7.
  • 5Enz C C,Vittoz E.CMOS low-power analog circuit cesign[A].in:Cavin R,Liu W.ed.Symp Circuits & Systems[C].IEEE Service Center,Piscataway.79-133.
  • 6Steyaert M,Peluso V,Bastos J,et al.Custom analog low power design:the problem of low voltage and mismatch[A].IEEE Custom Integrated Circuits Conf[C].Santa Clara,USA.1997.285-292.
  • 7Vittoz E A.Low power design:ways to approach the limits[A].41st Int Symp Sol Sta Circ Conf[C].San Francisco,CA.1994.14-18.
  • 8Vittoz E,Fellratb J.CMOS analog integrated circuits based on weak inversion operation[J].IEEE J Sol Sta Circ,1977,12(3):224-231.
  • 9Pimentel J,Salazar F,Gavriel M P Y.Very-low power analog cells in CMOS[A].43rd IEEE Midwest Symp Circ and Syst[C].Lansing,MI.2000.328-331.
  • 10Allen P E,Blalock B J,Rincon G A.Low-voltage analog circuits using standard CMOS technology[A].Proc 1995 IEEE Int Symp Low Power Design[C].Dana Point,California,USA.1995.209-214.

共引文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部