1The International Technology RoThe International Technology Roadmap for Semiconductors (ITRS) Roadmap. ITRS roadmap, 2006. http://public.itrs.net/.
2Wakabayashi H, Yamagami S, Ikezawa N, et al. Sub-10-nm planar-bulk-CMOS devices using lateral junction control. In: International Electron Devices Meeting (IEDM) Tech Dig. New York: IEEE, 2003. 989-991.
3KangJ F, Yu H Y, Ren C, et al. Improved electrical and reliability characteristics of HfN/HfO2 gated nMOSFET with 0.95 nm EOT fabricated using a gate-first process. IEEE Electron Devi Lett, 2005, 4(26): 237-239.
4KangJ F, Ren C, Yu H Y, et al. A novel dual-metal gate integration process for sub-1nm EOT HfO2 CMOS devices. In: 2004 International Conference on Solid State Devices and Materials (SSDM 2004). Tokyo, 2004, 15-17.
5Tian Y, Xiao H, Huang R, et al. Quasi-SOI MOSFET-a promising bulk device candidate for extremely scaled era. IEEE Trans Electron Dev, 2007, 53(7): 1784-1788.
6Timp G, Bude J, Bourdelle K K, et al. The ballistic nano-transistor. IEDM Tech Dig, 1999:55-58.
7KangJ F, Yu H Y, Ren C, et al. Scalability and reliability characteristics of CVD HfO2 gate dielectrics with HfN electrodes for advanced CMOS applications. J Electrochemical Soc, 2007, 154:H927-H932.
8Sa N, KangJ F, Yang H, et al. Mechanism of positive-bias temperature instability in sub-1 nm TaN/HfN/HfO2 gate stack with low preexisting traps. IEEE Electron Dev Lett, 2005, 26(9): 610-612.
9Choi Y K, Ha D, King T J, et al. Nanoscale ultrathin body PMOSFETs with raised selective germanium source/drain. IEEE Electron Dev Lett, 2001, 22(9): 447-448.
10Uchida K, Koga J, Takagi S I. Experimental study on carrier transport mechanisms in double- and single-gate iltrathin-body MOSFETs-coulomb scattering, volume inversion, and 6TSOI-induced scattering. In: IEDM. New York: IEEE, 2003. 33.5.1-33.5.4.
