期刊文献+

一种降低电源峰值电流的电荷泵电路

A novel charge pump circuit with reduced inrush current
下载PDF
导出
摘要 为了降低电荷泵电路启动过程中的峰值电流,本文提出了一种具有低峰值电流的电荷泵电路。该电路中采用N-相位时钟电路,产生N个相位不交叠的时钟信号,使得电荷泵启动过程中时钟电路仅对一个电容进行充放电,从而有效减少了电源峰值电流。Hspice仿真结果表明,电荷泵电路级数为4时,所提出的电路能够将电源峰值电流减少约50%。 In order to reduce the startup-time inrush current in charge pump circuits, we propose a novel circuit structure by use of N-phase non-overlapping clock generator that enables only one pumping capacitor to be charged. Hence, startup-time inrush current is reduced significantly. Hspice simulation shows that for a 4-stage charge pump circuit, the inrush current can be reduced by about 50% with the proposed method.
出处 《电路与系统学报》 CSCD 北大核心 2012年第6期1-5,共5页 Journal of Circuits and Systems
基金 973国家重点基础研究项目(编号为2011CBA00602) 国家自然科学基金(编号为60876076) 国家重点科技专项支持(2010ZX01032-1-1-4 2009ZX02023-5-3)
关键词 电荷泵电路 峰值电流 N-相位时钟电路 charge pump circuit inrush current N-phase clock generator
  • 相关文献

参考文献5

  • 1Seo M-K, Sim S-H, Oh M-H, et al. A 130nm 0.9V 66MHz 8-Mb (256Kx32) local SONOS embedded flash EEPROM [J]. IEEE J. Solid-State Circuits, 2005, 40(4): 877-883.
  • 2Ker M-D, Chen S-L, Tsai C-S, et al. Design of Charge Pump Circuit With Consideration of Gate-Oxide Reliability in Low-Voltage CMOS Processes [J]. IEEE J. Solid-State Circuits, 2006, 41 (5): 1100-1107.
  • 3王爱英.智能再技术[M].北京:清华大学出版社,1996.
  • 4Shin Jongshin, Chung I-V, Park Y-J, et al. A New Charge Pump Without Degradation in Threshold Voltage Due to Body Effect [J]. IEEE J. Solid-State Circuits, 2000, 35(8): 1227-1230.
  • 5Wang X-Q, Wu D, Qiao F-Y, et al. A High Efficiency CMOS Charge Pump for Low Voltage Operation [A]. Proceedings of ASICON [C]. 2009.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部