期刊文献+

一种宽范围高精度滤波器设计

Design of a Widely-tunable and High Precision Filter
下载PDF
导出
摘要 提出了一种同时实现宽的带宽调谐范围和高的带宽频率精度的滤波器设计方法,克服了采用传统带宽校准方法设计滤波器时带宽调谐范围和精度相矛盾的弊端。设计方法通过计算机模拟验证和0.13μmCMOS工艺流片测试,结果与理论预期一致。实验结果表明,在实现5~30MHz的宽范围连续调谐的滤波器中,在保证带宽频率误差低于6%的情况下,滤波器仅需占用0.2mm2的面积。 This paper presents a design method for filter with wide bandwidth tuning range and high bandwidth precision, which avoid the contradiction between the bandwidth tuning range and precision existed in the conventional design method. The design method has been validated by computer simulation and implemented by 0.13μm CMOS process, the result.,; and theoretic pre- dictions match well. The experiment results show that the filter only occupies 0.2 mm2with pro- viding 5~30 MHz continuous bandwidth tuning range and less than 6% bandwidth error.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2012年第6期569-574,共6页 Research & Progress of SSE
关键词 滤波器设计 宽调谐范围 高频率精度 filter design wide bandwidth tuning range high bandwidth frequency precision
  • 相关文献

参考文献5

  • 1Kuo M C, Kao S W, Chen C H, et al. A 1. 2 V 114mW dual-band diret-conversion DVB-H receiver in0.13 jum CMOS [ J ]. IEEE J Solid-state Circuits,2009, 44(3): 745-747.
  • 2Yang Zhou, Wen Guangjun,Feng Xiao. A 2. 5 V 56mW baseband chain in a multistandard TV receiver formobile and media application [J]. Journal of Semicon-ductors ,2011, 32(3): 035003(1-6).
  • 3Vasilopoulos A,Vitzilaios G. A low-power widebandreconfigurable integrated active-RC filter with 73 dBSFDR[J]. IEEE J Solid-state Circuits, 2006,41 (9):1997-2008.
  • 4Zhou Jin,Li Wei, Huang Deping, et al. Dual-modeVCO based low-power synthesizer with optimizedatomatic frequency calibration for software-defined ra-dio[C]. ISC AS, 2011: 1145-1148.
  • 5Huang Deping,Li Wei, Zhou Jin,et al. A frequencysynthesizer with optimally coupled QVCO and har-monic-ejection SSBmixer for multi-standard wirelessreceiver [J]. IEEE J Solid-state Circuits, 2011,46(6): 1307-1320.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部