期刊文献+

SOI LDMOS器件纵向耐压技术的研究进展 被引量:1

Progress in the Research of Vertical Voltage-Sustaining Technology in SOI LDMOS Device
原文传递
导出
摘要 SOI LDMOS是SOI高压集成电路的核心器件,而纵向击穿电压是制约其性能的关键。本文首先指出了常规SOI LDMOS纵向耐压低的原因;然后介绍了SOI高压器件纵向耐压理论,分析了该理论中三种改善SOI器件纵向耐压技术(超薄SOI技术、界面电荷技术、低k介质层技术)的工作原理;而后基于这三种技术,对近年来国内外在SOI纵向耐压方面所做的工作进行了分类和总结,分析了各自的优缺点;最后对未来技术的发展进行了展望。 SOI LDMOS device is the core of SOI HVIC, and the vertical breakdown voltage is the key to restrict its performance. First, this paper points out the reasons for the low vertical breakdown voltage of conventional SOI LDMOS ; Then the vertical voltage - sustaining theory of SOl high - voltage device are introduced, and the operating principle of the three methods to improve the vertical voltage - sustaining technology of SOI device ( Ultra thin SOI, Interface charge, Low k Dielectric) are analyzed ; After that , based on those three technology, the research work in respect of the SOI vertical voltage - sustaining in recent years are classified and summarized, also their merits and drawbacks are analyzed; Finally, the development of the future vertical voltage - sustaining technology are prospected.
出处 《功能材料与器件学报》 CAS CSCD 北大核心 2012年第5期403-411,共9页 Journal of Functional Materials and Devices
基金 国家自然科学基金项目(资助号:60806027 61076073) 电子薄膜与集成器件国家重点实验室基金(KFJJ201011)
关键词 LDMOS 超薄SOI 界面电荷 低K介质 纵向耐压 LDMOS ultra thin SOI interface charge low k dielectric vertical voltage -sustaining
  • 相关文献

参考文献1

二级参考文献25

  • 1Endo K and Tatsumi T 1996 Appl. Phys. Lett. 68 2864.
  • 2Mor Y S, Chang T C, Liu P T, Tsai T M, Chen C W, Yah S T, Chu C J, Wu W F, Pan F M, Lur W and Sze S M 2002 J. Vac. Sci. Technol. B 20 1334.
  • 3Hu Y F, Sun J N and Gidley D W 2005 Chin. Phys. Lett. 22 1488.
  • 4Maier G 2001 Prog. Polym. Sci. 26 3.
  • 5Maex K, Baklanov M R, Shamiryan D, Iacopi F, Brongersma S H and Yanovitskaya Z S 2003 J. Appl. Phys. 93 8793.
  • 6Yang S, Mirau P A, Pai C S, Nalamasu O, Reichmanis E, Pai J C, Obeng Y S, Seputro J, Lin E K, Lee H J, Sun J and Gidley D W 2002 Chem. Mater. 14 369.
  • 7Yang S, Mirau P, Pai C S, Nalamasu O, Reichmanis E, Lin EK, Lee H J, Gidley D W, Sun J 2001 Chem. Mater. 13 2762.
  • 8Nguyen C V et al 1999 Chem. Mater. 11 3080.
  • 9Hu C, Morgen M, Ho P S, Jain A, Gill W N, Plawsky J L and Wayner P C 2000 Appl. Phys. Lett. 77 145.
  • 10Katz A J and Thompson A H 1985 Phys. Rev. Lett. 54 1325.

共引文献1

同被引文献42

  • 1COLIN C M, ALEXANDRA L C, PHILIPPE G,et al. Advances in LDMOS compact modeling for IC design[J].IEEE Solid-state Circuits Magazine,2014,6(2) :35 -46.
  • 2BAEK KJ, NA K Y, LEE YJ, et al. Impact of P-body length on the electrical characteristics of high-voltage MOSFET with a lateral asymmetric channel[J].Solid-state E- lectronics ,2015,103 :98 - 103.
  • 3ARBESS H, BAFLEUR M, TREMOUILLES D, et al. Combined MOS-IGBT-SCR structure for a compact high-robustness ESD power clamp in smart power SOl technology[J].IEEE Transactions on Device and Materials Reliability, 2014,14(1) :432 -440.
  • 4SITHANANDAM R. Design of SOl LDMOS for base station and wireless SOC application[C]// LAP LAMBERT Academic Publishing. 2015.
  • 5APPELSJ , COLLET M, HARTET P, et al. Thin layer high voltage devices (RESURF DEVICES)[J]. PhilipsJ Res, 1980,35: 1 - 13.
  • 6HUANG Y S,BALIGA BJ. Extension of resurf principle to dielectrically isolated power devices[C]// IEEE ISPSD. 1991 :27 - 30.
  • 7PEIN H, ARNOLD E, BAUMGART H, et al. SOl high voltage LDMOS and LIGBT transistors with a buried diode and surface P-Iayer[C]llIEEE ISPSD. 1992: 146 -147.
  • 8OROUJI A A, MEHRAD M. Breakdown voltage improvement of LDMOSs by charge balance: An inserted P-Iayer in trench oxide ( IPT - LD M OS)[J]. Superlaterices and Microstructure ,2012 ,51 :412 - 420.
  • 9DISNEY D R,PAUL A K,DARWISH M,et al. A new 800 V lateral M OSFET with dual conduction paths[C]// IEEE ISPSD. 2001 :399 -402.
  • 10HU X R, ZHANG B, LUO X R. A new high voltage SOl LDMOS with triple RESURF structure[J].Journal of Semiconductors,2011 ,32(7) :6 -9.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部