期刊文献+

基于编译制导的复数乘法优化设计 被引量:1

Optimization Design of Complex Multiplication Based on Compiling Guidance
下载PDF
导出
摘要 数字信号处理芯片不能充分利用其自身提供的复数乘法指令,会造成复数乘法运算性能低下。为此,提出一种基于编译制导的复数乘法优化模块。采用传递编译制导命令,使得编译器在指令控制块中,能运用识别算法识别出与复数乘法运算相关的所有指令,并替换其中的乘法指令为单条复数乘法指令。实验结果表明,该优化模块能缩短fft_radix2和fft_radix4程序的执行时钟周期。 According to the problem that the digital signal processor cannot make full use of the complex multiplication instruction offered by Digital Signal Processing(DSP) chip causing the low performance of complex multiplication,this paper proposes the optimization of complex multiplication based on compiling guidance.By passing the compilation guidance commands,it makes the complier identify all the instructions which are related with complex multiplication,and replaces all the multiplication instructions with a single complex multiplication instruction through the recognition algorithms in a control block.Experimental results show that the optimization design can effectively reduce the fft_radix2 and fft_radix4 programs execution cycles.
出处 《计算机工程》 CAS CSCD 2012年第24期225-227,234,共4页 Computer Engineering
基金 "核高基"重大专项(2009ZX01034-001-001-002) 安徽省自然科学基金资助项目(090412068)
关键词 数字信号处理 编译制导 复数乘法 识别算法 控制块 digital signal processing compiling guidance complex multiplication recognition algorithm control block
  • 相关文献

参考文献7

  • 1李欣,刘峰,龙腾.定点FFT在TS201上的高效实现[J].北京理工大学学报,2010,30(1):88-91. 被引量:13
  • 2戴桂兰,张素琴,田金兰,蒋维杜.编译基础设施中多目标编译技术探讨[J].计算机研究与发展,2003,40(2):312-317. 被引量:6
  • 3Debyo S, Vincent B, Yang Fan. Design Space Exploration for Sobel Application Using OpenlMPACT(Opensource Retargetable Compilation for VLIW Architecture)[EB/OL]. (2010-11-21). http://repository.gunadarma.ac.id/handle/123456789/2180?mode= full.
  • 4Alfred V A, Monica S L, Ravi S.编译原理[M].赵建华,郑滔,戴新宇,译.北京:机械工业出版社,2008.
  • 5戴桂兰,张素琴,田金兰,蒋维杜.编译系统中间代码的一种抽象表示[J].电子学报,2002,30(12A):2134-2137. 被引量:3
  • 6Debyo S, Vincent B, Yang Fan, et al. Concept and Development of Modular VLIW Processor Based on FPGA[C]//Proc. of International Conference on Computer and Network Technology. Dijon, France: IEEE Press, 2010.
  • 7Steven S M.高级编译器设计与实现[M].赵建华,郑滔,译北京:机械工业出版社,2005.

二级参考文献27

  • 1Analog Device Inc. ADSP-TS201 TigerSHARC processor hardware reference[M]. Norwood, Mass, US: Analog Device Inc. , 2003.
  • 2Analog Device Inc. TigerSHARC DSP 32 bit REAL/ COMPLEX FFT example [EB/OL]. [ 2003-01-10]. http://www.analog. com/dsp.
  • 3Lerner B. Writing efficient floating-point FFTs for ADSP-TS201 TigerSHARC processor[EB/OL]. [2004-05- 06]. http://www. analog. com/dsp.
  • 4Analog Device Inc. TigerSHARC DSP complex fixed point FFT example for TS201 and TS101 FEB/OL]. [2003-07-06]. http://www. analog. com/dsp.
  • 5Lerner B. Parallel implementation of fixed point FFTs on TigerSHARC processors [EB/OL]. [2005-03-02]. http://www.analog.com/dsp.
  • 6Analog Device Inc. ADSP-TS201 TigerSHARC processor programming reference[M]. Norwood, Mass, US: Analog Device Inc. , 2004.
  • 7Van Nee D, Coenen A. New fast GPS code acquisition technique using FFT[J]. Electronic Letters, 1991, 27(2) : 158 - 160.
  • 8C W Fraser, D R Hanson. A Retargetable C Compiler: Design and Implementation. Redwood City, CA: Benjamin/Cummings Pub Co, 1995
  • 9R P Wilson et al. SUIF: An infrastructure for research on parallelizing and optimizing compilers. ACM SIGPLAN Notices, 1994, 29(10): 31~37
  • 10R M Stallman, M Richard. Using and Porting GNU CC (for version 2.95). Boston, USA: Free Software Foundation, Inc,1999

共引文献19

同被引文献8

  • 1Allen R, Kennedy K. Optimizing Compilers for Modern Architectures [ M ]. San Francisco: Morgan Kaufmann, 2002 : 9 - 12.
  • 2Xu D P, Zheng Q L. An Address-Based Compiling Optimization for FFT on Multi-cluster DSP[ C ]//Proceedings of the International Symposium on Parallel Architectures ,2012:60 - 64.
  • 3Lapinskii V S, Jacome M F, De Veciana G. Cluster assignment for high- performance embedded VLIW processor [ J ]. ACM Trans. on Design Automation of Electtonic Systems ,2002,7 ( 3 ) :430 - 454.
  • 4Aho A V, Lam M S, Sethi R, et al. Compilers : Principles, Techniques and Tools[ M ]. Addison-Wesley ,2007:358 - 359.
  • 5Hank R E. Machine independent register allocation for the IMPACT-I C compiler [ D ]. Urbana IL, Department of Electrical and Computer Engi- neering, Univerity of Illinois,1993.
  • 6邱鹏飞,洪一,耿锐,徐云.基于数据流图的异构VLIW DSP分簇方法[J].计算机应用,2011,31(4):935-937. 被引量:1
  • 7林传文,顾乃杰,雷一鸣,洪一.分簇VLIW DSP的SIMD编译优化[J].中国科学技术大学学报,2011,41(8):708-714. 被引量:3
  • 8郑启龙,卢世贤,洪兴勇,陈元,夏霏.DSP分块内存和多AGU的编译指示优化[J].小型微型计算机系统,2012,33(3):582-586. 被引量:3

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部