期刊文献+

嵌入式微处理器NCS多任务管理单元MTU的研究 被引量:2

STUDY ON MULTITASK MANAGEMENT UNIT MTU OF EMBEDDED MICROPROCESSOR NCS
下载PDF
导出
摘要 确立了多任务管理单元 MTU的设计方案 ,探讨了多任务管理的定义、数据结构 ,给出了微处理器多任务切换算法 ,提出了多任务管理单元 MTU细胞群结构。细胞群结构由细胞组成 ,每个细胞可进行一种测试并输出测试的布尔值给微程序控制器来控制微程序的转移。多任务管理单元 MTU的 RTL级 VHDL描述经 EDA工具 MENTOR GRAPHICS的综合与仿真验证了多任务管理单元 RTL级 VHDL描述的正确性与有效性。 Multitask management unit (MTU) is a test unit which implements multitask management in a protected mode in microprocessors, and provides hardware support for tasks switch in microprocessor level. Firstly, a scheme for MTU is established, based on the scheme tasks switch algorithm given to switch tasks. Secondly, by analyzing the data structure and definition for multitask management, a kind of cell group architecture for MTU is put forward. The architecture consists of cells, each of which processes a kind of test and outputs Boolean value to microprogram controller. So an aim is achieved that the Boolean value of cell test in MTU may control microprogram branch. At last, the VHDL description of RTL level of MTU has been synthesized and simulated successfully in MENTOR GRAPHICS of EDA tools and its results of simulation prove MTU valid.
出处 《航空学报》 EI CAS CSCD 北大核心 2000年第2期134-137,共4页 Acta Aeronautica et Astronautica Sinica
基金 航空基金! ( 97F5 3 13 3 )
关键词 多任务管理单元 任务切换 机载嵌入式微处理器 multitask management unit (MTU) task switch cell instruction cycle
  • 相关文献

参考文献1

  • 1任恭海,学位论文,1996年

同被引文献10

  • 1Lin Y, Lee H, Woh M. et al. SODA: a high-performance DSP architecture for software defined radio[J]. IEEE Micro,2007, 27(1): 114-123.
  • 2Nilssan A, Tell E, Liu D. An accelerator architecture for programmable multi standard baseband processors[C]// Wireless Networks and Emerging Technologies. California, USA: ACTA, 2005: 646-651.
  • 3Tell E, Nilsson A, Liu D. A programmable DSP core for baseband processing[C]//IEEE Northeast Workshop on Circuits and Systems. Washington, D. C. :IEEE Computer Society, 2005:403-406.
  • 4Lee J H, Park W H, Moon J H, et al. Efficient DSP architecture for Viterbi decoding with small trace back latency [J]. IEICE Transactions on Communications, 2006, E89-B(10): 2813-2818.
  • 5Lee J H, Lee J S, Sunwoo M H, et al. Design of new DSP instructions and their hardware architecture for the Viterbi decoding algorithm [C]//IEEE International Symposium on Circuits and Systems. Washington, D. C. : IEEE Computer Society, 2002; 561-564.
  • 6Mamidi S, Blem E R, Schulte M J, et al. Instruction set extensions for software defined radio on a multithreaded processor [C] // International Conference on Compilers,Architecture and Synthesis for Embedded Systems. San Francisco, USA: ACM, 2005:24- 27.
  • 7Erez M. Merrimac : high-performance and highly-efficient scientific computing with streams [D]. California, USA Stanford University, 2006.
  • 8Erez M, Jayasena N, Knight T J, et al. Fault tolerance techniques for the Merrimac streaming supercomputer[C]// Proceedings of the ACM/IEEE SC Conference. Washington, D. C. : IEEE Computer Society, 2005 : 29-26.
  • 9Compton K, Hauck S. Reconfigurable computing: a survey of systems and software [J]. ACM Computing Surveys, 2002, 34(2) :171-210.
  • 10Texas Instruments Inc. Benchmarks [EB/OL]. Dallas, Texas: Texas Instruments Incorporated, 2005[2007- 08- 01]. http: //www. ti. com/sc/docs/products/dsp/c6000/ benchmarks/62x. htm # fft

引证文献2

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部