期刊文献+

高质量超薄SGOI衬底材料的制备新方法 被引量:1

A new fabrication method of ultra-thin SGOI with high crystal quality
下载PDF
导出
摘要 绝缘体上的锗硅(SiGe-On-Insulator,SGOI)材料不仅是高迁移率新型沟道材料应变硅的良好衬底,其本身也是一种极具潜力的高迁移率衬底材料.Ge浓缩是获得高Ge组分、高质量SGOI的最优制备方法之一,传统Ge浓缩工艺在实验中得到改进,在高纯N2气氛中,进行了1000℃的后退火以改善所得SGOI中Ge元素的分布.实验制备了三种后退火条件下的Ge浓缩样品以作对比,并在三种样品上分别外延了20 nm厚的顶层Si以进一步确定所得SGOI材料性能.实验结果发现,三种样品表面平整度并无太大差别,而使用了改进后退火工艺的样品具有最好的Ge组分均匀性和最低的缺陷密度.同时,改进后退火工艺的样品上外延所得顶层硅具有最大的应变值,而Si/SiGe界面处Ge的组分是顶层硅应变度的决定性因素之一. A modified post-annealing at 1000 ℃ in N2 ambient was carried out to improve the Ge distribution in the SiGe layer fabricated by the Ge condensation process, which is a potential technique for strained Si fabrication. Three kinds of SiGe-on-insulator (SGOI) samples were fabricated by so-called Ge condensation, which was the oxidation of the SiGe layer on an insulator to enhance the Ge fraction. After different post-annealing processes and the necessary cleaning steps, 20-nm-thick strained Si films were epitaxially grown on them. Though the differences of surface topography among the three samples are not great, the one with the modified post-annealing process has the most uniform Ge element distribution and the least misfit dislocations. Meanwhile, the strain values obtained by Raman spectra are coherent with the Ge fraction in SiGe near the Si/SiGe interface and the sample with the modified post-annealing process has a larger strain value than the one with a conventional post-an- nealing.
出处 《南阳师范学院学报》 CAS 2012年第12期30-35,共6页 Journal of Nanyang Normal University
基金 河南省自然科学基金项目(112300410121) 南阳师院科研启动项目(ZX2012017 ZX2012018 ZX2012021)
关键词 绝缘体上的锗硅 锗浓缩 应变 SiGe-On-Insulator (SGOI) Ge condensation strained Si
  • 相关文献

参考文献4

二级参考文献54

  • 1Tony A and Sumant S 2006 Potentials IEEE 25 No 4 31.
  • 2Welser J and Hoyt J Let al 1994 Tech. Dig. Int. Electron Devices Meet. 947 373.
  • 3Park J G and Lee G S et al 2006 Mater. Sci. Engin. B 134 142.
  • 4Tezuka T and Sugiyama N et al 2001 Appl. Phys. Lett. 79 1798.
  • 5Tezuka T, Sugiyama N and Takagi S 2003 J. Appl. Phys. 94 7553.
  • 6Di Z F, Zhang M, Liu W Let al 2005 J. Vac. Sci. Technol. B234.
  • 7Di Z F, Zhang M, Liu W Let al 2005 Mater. Sci. Engin. B 124 153.
  • 8Lee S W, Chueh Y L, Chen L J and Chou L J 2005 J. Vac. Sci. Technol. A 23 4.
  • 9Di Z F and Chu P K et al 2005 J. Appl. Phys. 97 064504.
  • 10Lim Y S, Jeong J S, Lee J Y, Kim H S, Shon H K, Kim H K and Moon D W 2005 J. Electron. Mater. 31 529.

共引文献5

同被引文献22

  • 1Moutanabbir O, Hahnel A, Reiche M, et al. Strain Nano-Engineering: SSOI as a Playground [ J ]. ECS Transactions, 2011,35 (5) :43 - 50.
  • 2Thompson S E, Guangyu S, C Youn Sung, et al. Uni- axial-process-induced strained-Si: extending the CMOSroadmap [ J]. Electron Devices, IEEE Transactions on, 2006,53 (5) : 1010 - 1020.
  • 3Chidambaram P R, Smith B A, Hall L H, et al. 35 drive current improvement from recessed - SiGe drain extensions on 37 nm gate length PMOS[C]. In:VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on. 2004.
  • 4Kah - Wee A, W Hoong - Shing, Balasubramanian N, et al. Enhanced performance in strained n-FET with double-recessed Si: C source/drain and lattice-mis- matched SiGe strain-transfer structure (STS) [ C ]. In: Semiconductor Device Research Symposium, 2007 In- ternational. 2007.
  • 5Morin P, Ortolland C, Mastromatteo E, et al. Mecha- nisms of stress generation within a polysilicon gate for nMOSFET performance enhancement [ J ]. Materials Science and Engineering B-Solid State Materials for Ad- vanced Technology, 2006,135 ( 3 ) : 215 - 219.
  • 6Pidin S, Mori T, Inoue K, et al. A novel strain en- hanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films [ C]. In: Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International. 2004.
  • 7Fenouillet-Beranger C, Perreau P, Weber O, et al. En- hancement of devices performance of hybrid FDSOI/ bulk technology by using UTBOX sSOI substrates[ C]. In:VLSI Technology (VLSIT) , 2012 Symposium on. 2012. IEEE.
  • 8Yoshimi M, Cayrefourcq I, Mazur6 C. Strained-SOl (sSOI) technology for high-performance CMOSFETs in 45nm-or-below technology node [ C ]. In: Solid-State and Integrated Circuit Technology, 2006. ICSICTO6. 8th International Conference on. 2006. IEEE.
  • 9Allibert F, Cheng K, Vinet M, et al. Evaluation of sSOI wafers for 22nm node and beyond [ C ]. In: SOl Conference (SO1), 2012 IEEE International. 2012. IEEE.
  • 10Schwarzenbaeh W, Daval N, Kerdiles S, et al. Strained silicon on insulator substrates for fully depleted applica- tion[ C ]. In : IC Design & Technology ( ICICDT), 2012 IEEE International Conference on. 2012. IEEE.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部