期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

使用系数矩阵变换极性转换的MPRM电路面积优化 被引量：10

Area Optimization of MPRM Circuits Utilizing Coefficient Matrix Transformation Based Polarity Conversion
下载PDF
导出
摘要 为缩短布尔函数系统混合极性Reed-Muller(mixed-polarity Reed-Muller,MPRM)电路面积优化过程的时间,提出了能在任意极性值的MPRM间进行极性转换的系数矩阵变换方法.使用系数矩阵表示布尔函数系统,通过对系数矩阵进行分隔,使用置换和折叠操作完成MPRM极性转换以加快极性转换速度;在此基础上,给出了适用于较大规模MPRM电路的面积优化算法,其中使用遗传算法进行极性空间搜索,并采用基于最短个体距离的适应度计算方法进一步缩短优化过程中的极性转换时间.实验结果表明,与其他MPRM极性转换方法相比,文中方法能够提高MPRM电路面积优化的速度. In order to reduce the time consumed by area optimization of mixed-polarity Reed-Muller （MPRM） circuits for Boolean function system, a coefficient matrix transformation method for polarity conversion between MPRMs with any polarity number is proposed in the paper. The proposed method uses coefficient matrix to represent Boolean function system, and accelerates polarity conversion by using permutation and folding operations after separation of the coefficient matrix. Based on the proposed method, an area optimization algorithm for large scale MPRM circuits is presented, which takes genetic algorithm as search method for exploring polarity space and employs shortest distance between individuals based fitness calculation for further reducing the time overhead of polarity conversion during the process of area optimization. Experimental results show that, in comparison with other polarity conversion methods, the proposed method can improve the speed of area optimization process for MPRM circuits.
作者 卜登立 江建慧
机构地区 同济大学软件学院 井冈山大学电子与信息工程学院
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2013年第1期126-135,共10页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60903033)
关键词 布尔函数系统 混合极性Reed-Muller 极性转换 系数矩阵变换 面积优化 Boolean function system mixed-polarity Reed-Muller polarity conversion coefficientmatrix transformation area optimization
分类号 TP391.72 [自动化与计算机技术—计算机应用技术]
  • 相关文献

参考文献15

  • 1李辉,汪鹏君,王振海.混合极性列表技术及其在MPRM电路面积优化中的应用[J].计算机辅助设计与图形学学报,2011,23(3):527-533. 被引量：16
  • 2Tan E C, Yang H. Optimization of fixed-polarity Reed- Muller circuits using dual-polarity property [J]. Circuits, Systems, and Signal Processing, 2000, 19(6): 535-548.
  • 3Habib M K. Efficient and fast algorithm to generate minimal Reed-Muller exclusive-OR expansions with mixed polarity for completely and incompletely specified functions and its computer implementation [J]. Computers & Electrical Engineering, 1993, 19(3):193-211.
  • 4Habib M K. A new approach to generate fixed-polarity Reed- Muller expansions for completely and incompletely specified functions [J]. International Journal of Electronics, 2002, 89 (11) : 845-876.
  • 5Rahaman H, Das D K, Bhattacharya B B. Testable design of AND-EXOR logic networks with universal test sets [J]. Computers & Electrical Engineering, 2009, 35(5):644-658.
  • 6Wang L, Almaini A E A. Optimisation of Reed-Muller PLA implementations [J]. IEE Proceedings Circuits, Devices and Systems, 2002, 149(2): 119-128.
  • 7Dill K M, Perkowski M A. Baldwinian learning utilizing genetic and heuristic algorithms for logic synthesis and minimization of incompletely specified data with generalized Reed-Muller (AND-EXOR) forms [J]. Journal of Systems Architecture, 2001, 47(6): 477-489.
  • 8A1Jassani B A, Urquhart N, Almaini A E A. Manipulation and optimisation techniques for Boolean logic[J]. IET Computers & Digital Techniques, 2010, 4(3): 227-239.
  • 9Wang L, Almaini A E A. Exact minimisation of largemultiple output FPRM functions [J].IEE Proceedings Computers and Digital Techniques, 2002, 149(5): 203-212.
  • 10汪鹏君,陆金刚,曾晓洋.基于整体退火遗传算法的低功耗最佳极性搜索[J].计算机辅助设计与图形学学报,2008,20(1):73-78. 被引量：10

二级参考文献28

  • 1Wang Pengjun,Chen Xiexiong.TABULAR TECHNIQUES FOR OR-COINCIDENCE LOGIC[J].Journal of Electronics(China),2006,23(2):269-273. 被引量：12
  • 2Roy K, Prasad S C. Low-power CMOS VLSI circuit design. Canada: Simultaneously, 2000.
  • 3Sasao T. Easily testable realizations for generalized Reed-Muller expressions. Transactions on Computers, 1997, 46(6): 709.
  • 4Wang P, Lu J, Chen K, et al. Low power polarity conversion based on the whole annealing genetic algorithm. Journal of Semi- conductors, 2008, 29(2): 298.
  • 5A1 Jassani B A, Urquhart N, Almaini A E A. Manipulation and optimisation techniques for Boolean logic. Computers and Digi- tal Techniques, 2010, 4(3): 227.
  • 6Buyuksahin K M, Najm F N. Early power estimation for VLSI circuits. Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(7): 1076.
  • 7Tsui C Y, Pendram M, Despain A M. Technology decomposition and mapping targeting low power dissipation. Design Automa- tion Conference, 1993: 68.
  • 8Zhou H, Wong D F. Exact gate decomposition algorithm for low-power technology mapping. International Conference on Computer-Aided Design, Digest of Technical Papers, 1997:575.
  • 9Narayanan U, Liu C L. Low power logic synthesis for XOR based circuits. International Conference on Computer-Aided Design, Digest of Technical Papers, 1997:570.
  • 10Zhou H, Wong D F. Optimal low power XOR gate decomposi- tion. Design Automation Conference, 2000:104.

共引文献30

同被引文献52

  • 1Yang Meng,A.E.A. Almaini,Wang Pengjun.FPGA PLACEMENT OPTIMIZATION BY TWO-STEP UNIFIED GENETIC ALGORITHM AND SIMULATED ANNEALING ALGORITHM[J].Journal of Electronics(China),2006,23(4):632-636. 被引量：6
  • 2AL JASSANI B A, URQUHART N, ALMAINI A E A. Manipulation and optimisation techniques for Boole- an logic[J].IET Computers and Digital Techniques,2010,4(3):227-239.
  • 3HABIB M K. A new approach to generate fixed-polari- ty Reed-Muller expansions for completely and incom- pletely specified functions[J]. International Journal of Electronics, 2002,89 (11) : 845-876.
  • 4ZHANG Xiaoying, WANG Lingli, ZHOU Xuegong. Efficient RM conversion algorithm for large multiple output funetions[C]//9th International Conference on Solid-State and Integrated-Circuit Technology. Shang- hai: IEEE Electron Devices Society, 2008:2300- 2303.
  • 5Air JASSANI B A, URQUHART N, ALMAINI A E A. Minimization of incompletely specified mixed po- larity reed muller functions using Genetic Algorithm [C]//2009 3rd International Conference on Signals, Circuits and Systems. Tunis: IEEE Circuits and Sys terns Society and the 1EEE Signal Processing Society, 2009:1- 6.
  • 6Tan E C,Yang H.Optimization of fixed-polarity Reed-Muller circuits using dual-polarity property[J].Circuits,Systems,and Signal Processing,2000,19(6):535-548.
  • 7Rahaman H,Das D K,Bhattacharya B B.Testable design of AND-EXOR logic networks with universal test sets[J].Computers and Electrical Engineering,2009,35(5):644-658.
  • 8Drechsler R,Finder A,Wille R.Improving ESOP-based synthesis of reversible logic using evolutionary algorithms[J].Lecture Notes in Computer Science,2011,6625:151-161.
  • 9Yanushkevich S N,Miller D M,Shmerko V P,et al.Decision diagram techniques for micro-and nanoelectronic design handbook[M].Boca Raton:CRC Press,2006.
  • 10Krishnaswamy S,Viamontes G F,Igor L.Markov,et al.Probabilistic Transfer Matrices in Symbolic Reliability Analysis of Logic Circuits[J].ACM Transactions on Design Automation of Electronic Systems,2008,13(1):8:1-8:35.

引证文献10

二级引证文献26

计算机辅助设计与图形学学报
2013年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部