期刊文献+

多发多收网络仿真器的FPGA实现及测试 被引量:3

Implementation and Test of Multi-transmitting and Multi-receiving Network Simulator Based on FPGA
下载PDF
导出
摘要 为了能验证战术电台组网时在不同拓扑图的组网路由情况,利用现场可编程门阵列(Field Programmable GateArray,FPGA)技术设计了一种能快速生成并方便修改拓扑图的网络仿真器,该仿真器既能测试多发多收模式,也能测试时分多址(Time Division Multiple Access,TDMA)模式的发送情况,节点数可以方便地升级,便于功能的扩展。为了测试所设计的仿真器,采用SignalTapII对多个节点的输出信号进行测试,测试结果证明了在2种模式下网络仿真器均能快速地完成拓扑图的切换并能很好地工作。 In order to validate the performance of the constructed network based on tactical radios,the paper makes uses of the FPGA technology to design a kind of Network Simulator.It can quickly form network routeway according to the topology figure provided.The Network Simulator can test both the mode of TDMA transmitting and the mode of multi-transmitting and multi receiving.The number of nodes simulated can easily be increased to enlarge functions.To quickly test the simulator designed,the paper uses the SignalTapII tool to test a great deal of output signals.The result of test indicates the Network Simulator can quickly accomplish the switch of network topology figure in two modes and works well.
作者 郭勇 陈艳玲
出处 《无线电工程》 2013年第1期4-6,共3页 Radio Engineering
关键词 网络仿真器 多发多收 TDMA FPGA SignalTapⅡ测试 network simulator multi-transmitting and multi-receiving TDMA FPGA SignalTapII test
  • 相关文献

参考文献5

二级参考文献22

  • 1叶佩军,安建平.一种移动通信信道模拟器的设计与实现[J].电子技术应用,2004,30(7):44-47. 被引量:2
  • 2刘宇,车佳.一种通用无线衰落信道仿真器的设计与实现[J].电子元器件应用,2007,9(1):61-63. 被引量:3
  • 3Dally W,Towles B.Route packets,not wires:on-chip interconnection networks[C].IEEE International Conference on Design Automation,June 2001:684-689.
  • 4Dally W,Towles B.Principles and practices of interconnection networks[M].Morgan Kaufman,2004.
  • 5Kumar S,Jantsch1 A,Soininen J P,et al.A network on chip architecture and design methodology[C].Proceeding of the IEEE Computer Society Annual Symposium on VLSI,April 2002:105-112.
  • 6Suboh S,Bakhouya M,Gaber J,et al.An interconnection architecture for network-on-chip systems[J].Telecommunication Systems,2008,37(1):137-144.
  • 7Saneei M,Afzali-Kusha A,Navabi Z,et al.Low-power and lowlatency clusster topology for local traffic NoCs[C].IEEE International Symposium on Circuits and Systems,2006:169-172.
  • 8Yi-Ran Sun,Kumar S,Jantsh A.Simulation and evalua-tion for a network on chip architecture using ns-2[C].Proceeding for 20th IEEE Norchip Conference,Nov.2002.
  • 9http://www.synopsys.com/Tools/Implementation/RTLSyn-thesis/ Pages/DCUltra.aspx.[EB/OL].2008.
  • 10Benini L,Giovanni M.Networks on chips:a new SoC paradigm[J].IEEE Computer,2002,35(1):70-78.

共引文献7

同被引文献29

  • 1王远,丁伟,龚俭.TCP数据流超时研究[J].厦门大学学报(自然科学版),2007,46(A02):192-195. 被引量:3
  • 2喻金钱,喻斌.STM32F系列ARM Codex-M3核微控制器开发与应用[M].北京:清华大学出版社,2011.
  • 3SONG Tian, ZHANG Wei, WANG Dong-sheng, et al. A Memory Efficient Multiple Pattern Matching Architecture for Network Security [ C ] l//Proc of INFO- COM 2008.Phoenix : IEEE,2008 : 166-170.
  • 4Dharmapurikar S,Paxson V.Robust TCP Stream Reassem- bly in the Presence of Adversaries [ C ] //Proc of 14th Conference on USENIX Security Symposium. Berkely: USENIX Association, 2005 : 5- 5.
  • 5Wang D, Ganesh B, Tuaycharoen N, et al. DRAMsim: A Memory System Simulator [ J ]. SIGARCH Computer Architecture News, 2005,33 (4) : 100-107.
  • 6Xilinx.Xilinx University Program XUPV5-LXIlOT Devel- opment System [ OL ]. http: /y www. xilinx, com/univ/ xupv5-1x110t.htm.
  • 7Cortina Systems.OC192/48 Integrated Framer [ OL] .http : ff www.cortina-systems.com/products/view/4.
  • 8高丽丽.基于XilinxV5的SAR-GMTI若干关键技术的实现[D].西安:西安电子科技大学,2013:31-32.
  • 9薛震宇.基于虚拟串口的嵌入式系统测试卡设计[J].仪表技术,2008(2):54-55. 被引量:3
  • 10廖鑫.一种基于LRU算法改进的缓存方案研究与实现[J].电子工程师,2008,34(7):46-48. 被引量:2

引证文献3

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部