期刊文献+

A wideband frequency synthesizer with VCO and AFC co-design for fast calibration

A wideband frequency synthesizer with VCO and AFC co-design for fast calibration
原文传递
导出
摘要 A wideband fractional-N frequency synthesizer is implemented in a 65 nm CMOS process.It employs a wideband LC voltage-controlled oscillator(VCO) with optimized VCO gain(KVCO/and a sub-band step to improve automatic frequency calibration(AFC) efficiency at negligible expense of phase noise performance.An agile AFC is realized by direct mapping based on the division ratio,and optional redundant counting and comparing calibration is introduced accommodating PVT variations,which samples the reference clock using the prescaled VCO output as a discriminating clock.A charge pump with switched charging current is adopted to compensate for the loop bandwidth variation.Measurement results show this directly-mapped AFC locates the target sub-band in 100 ns and only needs 1.2 s for redundant calibration.The frequency synthesizer spans a frequency range from 0.62 to 1.52 GHz,with phase noise of-86 dBc/Hz at 10 kHz offset and-122 dBc/Hz at 1 MHz offset while consuming 9.76 mA from a 1.2 V supply. A wideband fractional-N frequency synthesizer is implemented in a 65 nm CMOS process.It employs a wideband LC voltage-controlled oscillator(VCO) with optimized VCO gain(KVCO/and a sub-band step to improve automatic frequency calibration(AFC) efficiency at negligible expense of phase noise performance.An agile AFC is realized by direct mapping based on the division ratio,and optional redundant counting and comparing calibration is introduced accommodating PVT variations,which samples the reference clock using the prescaled VCO output as a discriminating clock.A charge pump with switched charging current is adopted to compensate for the loop bandwidth variation.Measurement results show this directly-mapped AFC locates the target sub-band in 100 ns and only needs 1.2 s for redundant calibration.The frequency synthesizer spans a frequency range from 0.62 to 1.52 GHz,with phase noise of-86 dBc/Hz at 10 kHz offset and-122 dBc/Hz at 1 MHz offset while consuming 9.76 mA from a 1.2 V supply.
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第1期107-112,共6页 半导体学报(英文版)
基金 Project supported by the Major State Basic Research Development Program of China (No.2010CB327403) the National Natural Science Foundation of China (No.61102027) the Natural Science Foundation of Zhejiang Province,China (No.Y1110991)
关键词 frequency synthesizer FRACTIONAL-N AFC KVCO BANDWIDTH CMOS frequency synthesizer fractional-N AFC KVCO bandwidth CMOS
  • 相关文献

参考文献11

  • 1Lin T H, Lai Y J. An agile VCO frequency calibration technique for a 10-GHz CMOS PLL. IEEE J Solid-State Circuits, 2007, 42(2): 340.
  • 2Hajimiri A, Lee T H. Design issues in CMOS differential LC oscillators. IEEE J Solid-State Circuits, 1999, 34(5): 717.
  • 3Moon Y J, Roh Y S, Jeong C Y, et al. A 4.39-5.26 GHz LC- tank CMOS voltage-controlled oscillator with small VCO-gain variation. IEEE Microw Wireless Compon Lett, 2009, 19(8): 524.
  • 4Kim J, Shin J, Kim S, et al. A wide-band CMOS LC VCO with linearized coarse tuning characteristics. IEEE Trans Circuits Syst Ⅱ: Express Briefs, 2008, 55(5): 399.
  • 5Kondou M, Matsuda A, Yamazaki H, et al. A 0.3 mmz 90-to- 770 MHz fractional-N synthesizer for a digital TV tuner. IEEE International Solid State Circuits Conf, 2010:248.
  • 6Shin J, Shin H. A 1.9-3.8 GHz delta-sigma fractional-N PLL frequency synthesizer with fast auto-calibration of loop band- width and VCO frequency. IEEE J Solid-State Circuits, 2012,47(3): 665.
  • 7Lee K S, Yu H, Ahn H K, et al. A 0.13-μm CMOS ∑-△ fre- quency synthesizer with an area optimizing LPF, fast AFC time, and a wideband VCO for WCDMA/GSM/GPRS/EDGE appli- cations. IEEE Radio Frequency Integrated Circuits Symp, 2008: 299.
  • 8Lee H I, Cho J K, Lee K S, et al. A sigma-delta fractional-N fre- quency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications. IEEE J Solid-State Circuits, 2004, 39(7): 1164.
  • 9Jeong C Y, Choi D H, Yoo C. A fast automatic frequency calibra-tion (AFC) scheme for phase-locked loop (PLL) frequency syn- thesizer. IEEE Radio Frequency Integrated Circuits Symp, 2009: 583.
  • 10Shin J, Shin H. A fast and high-precision VCO frequency calibra- tion technique for wideband delta-sigma fractional-N frequency synthesizers. IEEE Trans Circuits Syst I: Regular papers, 2010, 57(7): 1573.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部