期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

A 14-bit 1-GS/s DAC with a programmable interpolation filter in 65 nm CMOS 被引量：1

A 14-bit 1-GS/s DAC with a programmable interpolation filter in 65 nm CMOS
原文传递
导出
摘要 A programmable 14-bit 1-GS/s current-steering digital-to-analog converter is presented. It features a selectable interpolation rate （2x/4x/8x） with a programmable interpolation filter. To improve the high-frequency performance, a ＂fast switching＂ technique that adds additional biasing to the current-switch is adopted. The datadependent clock loading effect is also minimized with an improved switch control by using a double latch. This DAC is implemented in 65 nm CMOS technology with an active area of 1.56 mm2. The measured SFDRs are 70.05 dB at 250 MS/s for 120.65 MHz input sine-wave signal and 64.24 dB at 960 MS/s for 56.3 MHz input sine-wave signal, respectively. A programmable 14-bit 1-GS/s current-steering digital-to-analog converter is presented. It features a selectable interpolation rate （2x/4x/8x） with a programmable interpolation filter. To improve the high-frequency performance, a ＂fast switching＂ technique that adds additional biasing to the current-switch is adopted. The datadependent clock loading effect is also minimized with an improved switch control by using a double latch. This DAC is implemented in 65 nm CMOS technology with an active area of 1.56 mm2. The measured SFDRs are 70.05 dB at 250 MS/s for 120.65 MHz input sine-wave signal and 64.24 dB at 960 MS/s for 56.3 MHz input sine-wave signal, respectively.
作者 赵琦 李冉 邱东 易婷 Bill Yang Liu 洪志良
机构地区 State Key Laboratory of ASIC and System Analog Devices
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第2期78-85,共8页 半导体学报（英文版）
基金 Project supported by the National High Technology Research and Development Program of China(No.2009AA011605) the National Natural Science Foundation of China(No.61076027)
关键词 DAC high speed high resolution PROGRAMMABLE DAC high speed high resolution programmable
分类号 TN792 [电子电信—电路与系统]
  • 相关文献

参考文献10

  • 1Huang Q, Francese P A, Martelli C, et al. A 200 MS/s 14 b 97 mW DAC in 0.18 /zm CMOS. ISSCC Dig Tech Papers, 2004: 364.
  • 2Chan K L, Galton L. A 14 b 100 MS/s DAC with fully segmented dynamic element matching. ISSCC Dig Tech Papers, 2006:582.
  • 3Tseng W H. A 12 b 1.25 GS/s DAC in 90 nm CMOS with >70 dB SFDR up to 500 MHz. ISSCC Dig Tech Papers, 2011:192.
  • 4Tseng W H, Wu J T, Chu Y C. A CMOS 8-bit 1.6-GS/s DAC with digital random return to zero. IEEE Trans Circuits Syst I, 2011, 58(1): 1.
  • 5Van den Bosch A, Borremans M A F, Steyaert M S J, et al. A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter. IEEE J Solid-State Circuits, 2001, 36(3): 315.
  • 6Lin C H, van der Goes F M L, Westra J R, et al. A 12 bit 2.9 GS/s DAC with IM3 < -60 dBc beyond 1 GHz in 65 nm CMOS. IEEE J Solid-State Circuits, 2009, 44(12): 3285.
  • 7Palimers P, Steyaert M S J. A 10-bit 1.6-GS/s 27-mW current- steering D/A converter with 550-MHz 54-dB SFDR bandwidth in 130-nm CMOS. [EEE Trans Circuits Syst I, 2010, 57(11): 2870.
  • 8Mercer D A. Low-power approaches to high-speed current- steering digital-to-analog converters in 0.18 #m CMOS. IEEE J Solid-State Circuits, 2007, 42(8): 1688.
  • 9Schafferer B, Adams R. A 3 V CMOS 400 mW 14 b 1.4 GS/s DAC for multi-carrier applications. ISSCC Dig Tech Papers, 2004:360.
  • 10Cong Y, Geiger R L. Switching sequence optimization for gra- dient error compensation in thermometer-decoded DAC arrays. IEEE Trans Circuits Syst I, 2000, 47(7): 589.

同被引文献8

  • 1Lin, Chi-Hung,Van Der Goes, Frank M. L.,Westra, Jan R.,Mulder, Jan,Lin, Yu,Arslan, Erol,Ayranci, Emre,Liu, Xiaodong,Bult, Klaas.A 12 bit 2.9 GS/s DAC with IM3 < 60 dBc beyond 1 GHz in 65 nm CMOS. IEEE Journal of Solid State Circuits . 2009
  • 2AD9765:12-bit 125-MS/s dual channel TxDAC. .
  • 3Engel G,Kuo S,Rose S.A 14b3/6 GHz currentsteering RF DAC in 0.18μm CMOS with 66dB ACLR at 2.9 GHz. IEEE International Solid-state Circuits Conference Digest of Technical Papers . 2012
  • 4Hyde, John,Humes, Todd,Diorio, Chris,Thomas, Mike,Figueroa, Miguel.A 300-MS/s 14-bit digital-to-analog converter in logic CMOS. IEEE Journal of Solid State Circuits . 2003
  • 5Lakshmikumar K R,Hadaway R A,Copeland M A.Characterization and modeling of mismatch in MOS transistors for precision analog design. IEEE Journal of Solid State Circuits . 1986
  • 6Chan, Kok Lim,Zhu, Jianyu,Galton, Ian.Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs. IEEE Journal of Solid State Circuits . 2008
  • 7Yonghua Cong,Geiger, R.L.A 1.5-V 14-bit 100-MS/s self-calibrated DAC. Solid-State Circuits, IEEE Journal of . 2003
  • 8徐震,李学清,刘嘉男,魏琦,骆丽,杨华中.A 14-bit 500-MS/s DAC with digital background calibration[J].Journal of Semiconductors,2014,35(3):152-157. 被引量：1

引证文献1

二级引证文献2

Journal of Semiconductors
2013年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部