期刊文献+

A differential automatic gain control circuit with two-stage -10 to 50 dB tuning range VGAs 被引量:1

A differential automatic gain control circuit with two-stage -10 to 50 dB tuning range VGAs
原文传递
导出
摘要 A differential automatic gain control (AGC) circuit is presented. The AGC architecture contains twostage variable gain amplifiers (VGAs) which are implemented with a Gilbert cell, a peak detector (PD), a low pass filter, an operational amplifier, and two voltage to current (V-I) convertors. One stage VGA achieves 30 dB gain due to the use of active load. The AGC circuit is implemented in UMC 0.18-um single-poly six-metal CMOS process technology. Measurement results show that the final differential output swing of the 2nd stage VGA is about 0.9-Vpp; the total gain of the two VGAs can be varied linearly from -10 to 50 dB when the control voltage varies from 0.3 to 0.9 V. The final circuit (containing output buffers and a band-gap reference) consumes 37 mA from single 1.8 V voltage supply. For a 50 mV amplitude 60% modulation depth input AM signal it needs 100 us to stabilize the output. The frequency response of the circuit has almost a constant -3 dB bandwidth of 2.2 MHz. Its OIP3 result is at 19 dBm. A differential automatic gain control (AGC) circuit is presented. The AGC architecture contains twostage variable gain amplifiers (VGAs) which are implemented with a Gilbert cell, a peak detector (PD), a low pass filter, an operational amplifier, and two voltage to current (V-I) convertors. One stage VGA achieves 30 dB gain due to the use of active load. The AGC circuit is implemented in UMC 0.18-um single-poly six-metal CMOS process technology. Measurement results show that the final differential output swing of the 2nd stage VGA is about 0.9-Vpp; the total gain of the two VGAs can be varied linearly from -10 to 50 dB when the control voltage varies from 0.3 to 0.9 V. The final circuit (containing output buffers and a band-gap reference) consumes 37 mA from single 1.8 V voltage supply. For a 50 mV amplitude 60% modulation depth input AM signal it needs 100 us to stabilize the output. The frequency response of the circuit has almost a constant -3 dB bandwidth of 2.2 MHz. Its OIP3 result is at 19 dBm.
出处 《Journal of Semiconductors》 EI CAS CSCD 2013年第2期103-108,共6页 半导体学报(英文版)
基金 Project supported by the National High Technology Research and Development Program of China(No.2008AA04A 102)
关键词 automatic gain control variable gain amplifier exponential V-I convertor peak detector gain dynamic range automatic gain control variable gain amplifier exponential V-I convertor peak detector gain dynamic range
  • 相关文献

参考文献13

  • 1Zhou M, Fan C, Chen D, et al. A compact automatic gain con- trol loop for GNSS RF receiver. 10th IEEE International Confer- ence on Solid-State and Integrated Circuit Technology (ICSICT), Shanghai, China, 2010:284.
  • 2Calvo B, Sanz M T, Celma S. Low-voltage low-power CMOS programmable gain amplifier. 6th International Caribbean Con- ference on Devices, Circuits and Systems, Playa del Carmen, Mexico, 2006:101.
  • 3Lin Y T, Chen C H, Lu S S. A feed-forward automatic-gain control amplifier for biomedical applications. Asia-Pacific Mi- crowave Conference Proceedings, Bangkok, Thailand, 2007.
  • 4Lei Qianqian, Lin Min, Chen Zhiming, et al. A programmable gain amplifier with a DC offset calibration loop for a direct- conversion WLAN transceiver. Journal of Semiconductors, 2011, 32(4): 045006.
  • 5Li Guofeng, Wu Nanjian. A low power flexible PGA for software defined radio systems. Journal of Semiconductors, 2012, 33(5): 055006.
  • 6Wang X, Chi B, Wang Z. A low-power high-data-rate ASK IF receiver with a digital-control AGC loop. IEEE Trans Circuits Syst, 2010, 57(8): 617.
  • 7Khoury J M. On the design of constant settling time AGC circuits. IEEE Trans Circuits Syst II: Analog and Digital Signal Process- ing, 1998, 45(3): 283.
  • 8Jeon O, Fox R M, Myers B A. Analog AGC circuitry for a CMOS WLAN receiver. IEEE J Solid-State Circuits, 2006, 41(10): 2291.
  • 9Park S B, Wilson J E, Ismail M. The chip-peak detectors for mul- tistandard wireless receivers. IEEE Circuits and Devices Maga- zine, 2006, 22(6): 6.
  • 10Cheung H Y, Cheung K S, Lau J. A low power monolithic AGCwith automatic DC offset cancellation for direct conversion hy- brid CDMA transceiver used in telemetering. IEEE International Symposium on Circuits and Systems, Sydney, NSW, Australia, 2001:390.

同被引文献7

  • 1Khoury J M On the design of constant settling timeAGC circuits[J]. IEEE Transactions on Circuits andSystems II: Analog and Digital Signal Processing,1998,45(3):283-294.
  • 2Duong Q H, Lee S G. CMOS exponential current-to~voltagecircuit based on newly proposed approximationmethod [C] // Systems and Circuits, ISCASJ 2004.Canda, Vancouver, 2004: 866-868.
  • 3Duong Q H, Le Quan, Lee S G. An all CMOS 84d&-linear low-power variable gain amplifier [C] // Digestof Technical Papers 2005 Symposium on VLSI Cir-cuits. Japan, Kyoto, 2005: 114-117.
  • 4Duong Q H, Le Quan, Kim Chang Wan,et al. A 95-dB linear low-power variable gain amplifier[J]. IEEETransactions on Circuits and Systems I: Regular Pa-pers, 2006,53(8):1648-1657.
  • 5Pavan S,Krishnapura N,Pandarinathan R,et al. Apower optimized continuous-time AS ADC for audioapplications[J]. IEEE Journal of Solid-State Circuits,2008,43(2):351-360.
  • 6Seok-Bae Park, Wilson J E,Ismail M. The CHIP -Peak detectors for multistandard wireless receivers[J]. IEEE of Circuits and Devices Magazine,2006,22(6):6-9.
  • 7Hogervorst Ron,Tero John P, Eschauzier, et al. Acompact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries[J].IEEE Journal of Solid-State Circuits, 1994, 29 (12):1505-1513.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部