期刊文献+

充分利用器件特性构建纳米芯片系统

Using Device Characteristic Fully to Build Nano-Scale Systems-on-Chip
下载PDF
导出
摘要 随着芯片制作技术进入纳米时代,芯片系统的发展面临许多新挑战。借助生物学启示充分利用器件特性,在某些情况下,减少器件可以降低芯片系统的功率密度,利用整体行为可以缓解器件参数变化的影响。通过具体例子探讨了充分利用器件特性构建纳米芯片系统的方法。这种方法虽然数学描述复杂,但芯片实现简单。 As chip process, technologies step into nano-scale era, the development of systems-on-chip is facing with many new challenges. Using device characteristic fully based on bio-inspiration, the power density of systems-on-chip can be reduced due to decrease of devices in some cases and the impact of device parameter variation may be mitigated with collective behaviors. The method using device characteristic fully to build nano-scale systems-on-chip is explored through specific examples. It is more complicated in mathematical description, but simpler in implementation of chips.
作者 王阳
出处 《中国电子科学研究院学报》 2012年第6期551-555,共5页 Journal of China Academy of Electronics and Information Technology
关键词 纳米电子技术 芯片系统 生物启示电路 电路设计 nano-eleetronic technology systems-on-chip ( SoC ) biologically inspired circuits circuit design
  • 相关文献

参考文献10

  • 1王阳.CMOS模拟集成电路与系统设计[M]北京:北京大学出版社,2012.
  • 2蒋建飞.纳米芯片学[M]上海:上海交通大学出版社,2007.
  • 3BOHR MARK. The New Era of Scaling in an SoC World[A].2009.23-28.
  • 4GAMMIE GORDON,WANG ALICE,MAIR HUGH. SmartReflex Power and Performance Management Technologies for 90 nm,65 nm,and 45 nm Mobile Application Processors[J].Proceedings of the IEEE,2010,(02):144-159.
  • 5LEWYN LANNY L,YTTERDAL TROND,WULFF CARSTEN,MARTIN KENNETH. Analog Circuit Design in Nanoscale CMOS Technologies[J].Proceedings of the IEEE,2009,(10):1687-1714.
  • 6DIORIO C,DAVID HSU D,FIGUEROA M. Adaptive CMOS:From Biological Inspiration to Systems-on-a-Chip[J].Proceedings of the IEEE,2002,(03):345-357.doi:10.1109/5.993402.
  • 7WANG YANG.A Transistor Oscillator Coupling Network with Center Excitatory and Surround Inhibitory Connection[A]北京:电子工业出版社,199871-74.
  • 8HASELMAN MICHAEL,HAUCK SCOTT. The Future of Integrated Circuits:a Survey of Nanoelectronics[J].Proceedings of the IEEE,2010,(01):11-38.
  • 9王阳.一种适合芯片技术的语音特征提取电路[J].Journal of Semiconductors,2006,27(z1):374-377. 被引量:1
  • 10王阳.充分利用器件特性的芯片设计[M],2009.

二级参考文献7

  • 1[2]Watts L,Kerns D A,Lyon R F,et al.Improved implementation of the silicon cochlea.IEEE J Solid-State Circuits,1992,27(5):692
  • 2[3]Furth P M,Andreou A G.A design framework for low power analog filter banks.IEEE Trans Circuits Syst-Ⅰ,1995,42(11):966
  • 3[4]Fragniere E,Van Schaik A,Vittoz E A.Design of an analogue VLSI model of an active cochlea.Analog Integrated Circuits and Signal Processing,1997,12(3):19
  • 4[5]Wilson B S,Finley C C,Lawson D T,et al.Speech processors for cochlear prostheses.Proc IEEE,1988,76(9):1143
  • 5[6]Unnikrishnan K P,Hopfield J J,Tank D W.Connected-digit speaker-dependent speech recognition using a neural network with time-delayed connections.IEEE Trans Signal processing,1991,39(3):698
  • 6[7]Wang Y.Continuous-time filter banks on subthreshold CMOS for sound analyses.3rd International Conference on ASIC Proceedings,1998:151
  • 7[8]Georgiou J,Toumazou C.A 126-μW cochlear chip for a totally implantable system.IEEE J Solid-State Circuits,2005,40(2):430

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部