期刊文献+

一种基于层次位线缓冲的异步片上路由器

A novel asynchronous on-chip router based on hierarchical bit-line buffer
下载PDF
导出
摘要 片上缓存资源是片上路由器的重要组成部分,其结构好坏直接关系到片上互联网络的实现复杂度、整体性能及功耗开销。鉴于异步电路的握手工作方式,异步路由器一般采用基于移位寄存器的异步FIFO(First In First Out)实现片上缓冲,这种结构导致了报文传输延迟及数据翻转次数增加。提出一种基于层次位线缓冲的异步FIFO结构,设计实现了一种新的异步路由器结构。相对于传统异步路由器,新的异步路由器能够有效降低路由器设计的硬件复杂度,减少数据的冗余翻转,降低功耗。实验结果表明在相同配置的情况下,新异步路由器面积降低了39.3%;当异步FIFO深度为8的时候,新异步路由器能够获得41.1%的功耗降低。 Buffer resources are key components of the on-chip router, and their structures exert significant influence on the performance and power consumption of the interconneetion network. In general, asynchronous FIFO based on shift registers is adopted to implement on-chip buffer resources. Packets transmitted traverse the FIFO queue step by step, leading to higher propagation delay of packets and larger transition counts in the circuit. In this research, an asynchronous FIFO based on hierarchical bit-line buffer is proposed, and then a new asynchronous on-chip router is presented in detail. Compared with the traditional asynchronous router, the newly presented one has lower hardware complexity and power consumption. Experiments show that the new router can achieve 39.3 % area saving and 41.1% power reduction when the depth of asynchronous FIFO is configured with 8.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2012年第6期7-13,共7页 Journal of National University of Defense Technology
基金 国家"核高基"重大专项资助项目(2009ZX01028-002-002) 国家自然科学基金资助项目(61202481 61202123 61202122)
关键词 异步电路 片上网络 低功耗 层次位线缓冲 asynchronous circuit network-on-chip low power hierarchical bit-line buffer
  • 相关文献

参考文献14

  • 1Dally W, Towles B. Route packets, not wires: on-chip interconnection networks [C]//Proceedings of Design Automation Conference ( DAC ), 2001 : 654 - 659.
  • 2Nicopoulos C, et al. ViChaR: a dynamic virtual channel regulator for network-on-chip router [ C ] //Proceedings of Intemational Symposium on Microarchitecture (MICRO), 2006 : 333 - 344.
  • 3Bjerregaard T, et al. An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip [ C ]//Proceedings of Symposium on System-on-Chip (SoC), 2005 : 171 - 174.
  • 4Xu Y, et al. Simple virtual channel allocation for high throughput and high frequency on-chip routers [ C ]// Proceedings of Intemational Symposium on High Performance Computer Architecture (HPCA) , 2010 : 1 - 11.
  • 5Dobkin R, Ginosar R, Kolodny A. QNoC asynchronous router [ J ]. Integration, 2009, 42 ( 2 ) : 103 - 115.
  • 6Shi W, Xu W, Ren H, et al. A novel shared-buffer router for network-on-chip based on hierarchical bit-line buffer [ C ]//Proceedings of International Conference on Computer Design (ICCD), 2011 : 267 -272.
  • 7Bainbridge W J, Furber S B. Chain: a delay-insensitive chip area interconnect [ J ]. IEEE Micro, 2002, 22 (5) : 16 - 23.
  • 8Lines A. Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs [ C ]//Proceedings of Symposium on High Performance Interconnects, 2003 : 2 - 9.
  • 9Felicijan T, Furber S B. An asynchronous on-chip network router with Quality-of-Service ( QoS ) Support [ C ] // Proceedings of International SoC Conference, 2004: 274 - 277.
  • 10Pascal V. Design of on-chip and off-chip interface for a GLAS NoC architecture [C]//Proceedings of IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC) , 2006 : 172 - 181.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部