期刊文献+

利用预测器降低令牌协议的通信量 被引量:1

Reducing the traffic of token protocol with predictors
下载PDF
导出
摘要 令牌协议采用广播方式发送一致性消息,导致网络通信量大,限制了协议的扩展能力。提出预测的方法有效地消除令牌协议中的无用消息,从而降低了通信量。根据应用程序的读写失效比例提出3种预测策略。实验结果显示,采用512项的Owner预测器平均降低3.8%的连接通信量,Sharer预测器和Hybrid预测器分别平均降低了11%和7%的连接通信量。预测方法可以有效地降低令牌协议的通信量,提升令牌协议的扩展能力。 Coherence messages in token protocol are always broadcast, which creates heavy network traffic and limits its scalability. An efficient predictor technique was used to eliminate the useless message in token protocol, which employs a predictor to predict the data' s sharers and only sends coherence messages to the sharers to avoid broadcasting. Three predictor policies depending on the write miss and read miss ratio of application were proposed. The results show that: the owner predictor with 512 entries can reduce interconnect traffic by 3.8% on average, the sharer predictor and the hybrid reduce interconnect traffic by the average of 11% and 7% respectively. The method proposed efficiently reduces the traffic and improves the scalability of token protocol.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2012年第6期14-19,共6页 Journal of National University of Defense Technology
基金 国家自然科学基金资助项目(61170083 60873016 61103011) 教育部博士点基金资助项目(20114307110001 20094307120007) 国家"核高基"重大专项资助项目(2011ZX01028-001-001 2009ZX01028-002-002)
关键词 令牌协议 一致性协议 预测器 通信量 广播 token protocol coherence message predictor traffic broadcasting
  • 相关文献

参考文献17

  • 1Barroso L, Gharachorloo K, McNamara R, et al. Piranha: A sealable architecture based on single-chip multiproeessing [ C ]//Proceedings of International Symposium on Computer Architecture, 2000 : 282 - 293.
  • 2Le Q, Starke J, Fields S, et al. IBM POWER6 microarchitecture[J]. IBM Journal of Research and Development, 2007, 51 (6) :639 -662.
  • 3Kongetira P, Aingaran K, Olukotun K. Niagara: A 32-way muhithreaded SPARC processor [ J ]. IEEE Micro, 2005,25 (2) :21 -29.
  • 4Kalla R, Warnock J, Cargnoni R, et al. POWER7 : a highly parallel, scalable muhi-core high end server processor [ J ]. IEEE Journal of Solid-State Circuits, 2011, 25 ( 1 ) : 145 -161.
  • 5Goodman J R. Using cache memory to reduce processor memory traffic [C]//Proceedings of International Symposium on Computer Architecture, 1983 : 176 - 283.
  • 6Agarwal A, Simoni R, Hennessy J. An evaluation of directory schemes for cache coherence [C]//Proceedings of International Symposium on Computer Architecture, 1988 : 353 - 362.
  • 7Tang C K. Cache design in the tightly coupled muhiprocessor system[C]//Proceedings of AFIPS Conference Proceedings of National Computer Conference, 1976:749 -753.
  • 8Martin M, Hill M, Wood D, et al. Token coherence: Decoupling performance and correctness [ C ]//Proceedings of International Symposium on Computer Architecture, 2003:182 - 193.
  • 9Martin M. Token coherence [ D ]. University of Wisconsin- Madison, 2003.
  • 10Moshovos A, Memik G, Falsafi B, et al. Jetty: filtering snoops for reduced energy consumption in SMP servers [ C ]// Proceedings of International Symposium on High-Performance Computer Architecture, 2001:85-96.

二级参考文献10

  • 1Agarwal A,Simoni R,Hennessy J,Horowitz M.An evaluation of directory schemes for cache coherence[].Proceedings of the Int’l Symp on Computer Architecture.1988
  • 2James D,Laundrie A,Gjessing S,Sohi G.Distributed- directory scheme: Scalable coherent interface[].IEEE Computer.1990
  • 3Martin M,Hill M,Wood D.Token coherence: Decoupling performance and correctness[].Proceedings of the Int’l Symp on Computer Architecture.2003
  • 4Marty M,Bingham J,Hill M,Hu A,Martin M,Wood D.Improving multiple-CMP systems using token coherence[].Proceedings of the Int’l Symp on High-Perf Computer Architecture.2005
  • 5Wang Haixia,Wang Dongsheng,Li Peng.SRC-based cache coherence protocol in chip multiprocessor[].Pro- ceedings of the Japan-China Joint Workshop on Frontier of Computer Science and Technology.2006
  • 6Martin M,Harper P,Sorin D,Hill M,Wood D.Using des- tination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors[].Proceed- ings of the Int’l Symp on Computer Architecture.2003
  • 7Olukotun K,Nayfeh B,Hammond L,Wilson K,Chung K.The case for a single-chip multiprocessor[].Proceedings of the Int’l Conf on Architectural Support for Program ming Languages and Operating Systems (ASPLOS-VII).1996
  • 8Hammond L,Hubbert B,Siu M,Prabhu M,Chen M,Olukotun K.The Stanford hydra[].IEEE Micro.2000
  • 9Goodman J R.Using cache memory to reduce processor memory traffic[].Proceedings of the Int’l Symp on Computer Architecture.1983
  • 10Katz R,Eggers S,Wood D,Perkins C,Sheldon R.Imple menting a cache consistency protocol[].Proceedings o the Int’l Symp on Computer Architecture.1985

共引文献1

同被引文献9

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部