期刊文献+

一个基于图着色的CACHE优化方法

A cache optimizing method based on graph coloring
下载PDF
导出
摘要 提出了一个编译时的Cache管理优化方法。该方法根据访存行为将程序中的数据划分成若干数据对象,根据数据对象的大小将Cache划分为一个带有别名的伪寄存器文件,每个伪寄存器由若干Cache行组成,可以容纳一个数据对象;使用一个经过改进的图着色寄存器分配算法来决定这些对象在Cache中的位置以及发生冲突时的替换关系。数据对象的划分将Cache的管理分为两个层次,一个是编译时编译器对粗粒度的数据对象的管理,另一个是运行时硬件对细粒度的Cache行的管理,这样编译器和硬件的优势都得到发挥。基于GCC进行了方法实现,并通过simplescalar构造了支持Cache Coloring的硬件模拟平台。实验结果表明Cache Coloring能较好地开发程序的局部性,降低Cache失效率。 A graph coloring based management optimizing algorithm for cache, namely Cache Coloring, has been proposed. This algorithm first partitions the data into several data objects according to their memory accessing behaviors. Then it partitions the cache into a pseudo register file with alias according to the size of the data objects. Each pseudo register in this register file can hold one of the data objects. Finally, it uses an extended graph coloring register allocation algorithm to determine the position of each data object in the cache and their replacement relationship. The data object partitioning divides the management of cache into two levels, one for the coarse-granularity management of the data objects in the compile-time and the other for the fine-granularity management of the cache lines in the run-time. So the advantages of both compiler and hardware are exploited. Cache Coloring is implemented in GCC. A hardware simulation platform which supports Cache Coloring is built based on the Simplescalar processor simulator. The primary experimental results show that Cache Coloring can exploit the locality well and reduce the cache miss rate.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2012年第6期20-25,共6页 Journal of National University of Defense Technology
基金 国家"核高基"重大专项资助项目(2009ZX01028-002-002) 国家自然科学基金资助项目(61170045 61103011) 信息保障技术重点实验室基金项目(KJ-11-04)
关键词 CACHE优化 图着色 编译时优化 cache optimizing graph coloring compile-time optimizing
  • 相关文献

参考文献15

  • 1Unsal O S, Ashok R, Koren I, et al, Cool-cache for hot multimedia[ C ]//MICRO 34 : Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, IEEE Computer Society, 2001, 274-283.
  • 2Yang C L,Tseng H W, Ho C C, et al. Software-controlled cache architecture for energy efficiency [ J ]. IEEE Transactions on Circuits and Systems for Video Technology, 2005, 15 (5):634 -6-4.
  • 3May C, Silha E, Simpson R, et al. The powerPC architecture : a specification for a new family of RISC processors [ M ]. Morgan Kaufmann Publishers, Inc. , 1994.
  • 4Microsystems S, UltraSparc User' s Manual[R]. 1997.
  • 5Kessler R, The alpha 21264 microprocessor: Out-Of-Order execution at 600 Mhz[ C ]//Proceedings of the 10th Hot Chips, 1998.
  • 6Intel, IA - 64 application developer' s architecture guide [R]. 1999.
  • 7Eichenberger A E, O'Brien K, et al. Optimizing compiler for the CELL processor[C]//PACT 05: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, IEEE Computer Society, 2005, 161 - 172.
  • 8Eichenberger A E, O' Brien K, et al. Using advanced compiler technology to exploit the performance of the cell broadband engine architecture [ J ]. IBM Systems Journal, 2006, 45 ( 1 ) : 59 - 84.
  • 9Patterson D A, Hennessy J L. Computer architecture: a quantitative approach [ M ]. 2nd ed. China Machine Press, 1999.
  • 10Smith M D, Ramsey N, Holloway G. A generalized algorithm for graph-coloring register allocation [ C ]//PLDI' 04: Proceedings of the ACM SIGPLAN 2004 conference on programming language design and implementation, ACM Press, 2004, 277 - 288.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部