期刊文献+

一种低开销的异构可变相联度二级Cache结构

A low-overhead heterogeneous variable way L2 Cache
下载PDF
导出
摘要 V-Way Cache结构利用存储访问在组之间分布的不均匀性,根据需求动态调整组相联度,具有比传统Cache结构更有效的资源利用率。然而,V-Way Cache结构组相联度调整以增大Tag阵列容量为代价,增加了面积、功耗等开销,且Tag阵列利用率不高。对V-Way Cache结构进行优化,提出一种低开销的异构可变相联度Cache结构HV-Way Cache。HV-Way Cache采用异构Tag阵列组织,通过允许多个组共享Tag项资源以缩减Tag路容量;Tag项替换信息以组为单位组织,挑选最久没有被使用的项作为被替换项。使用Cacti和Simics模拟器进行模拟实验,结果表明HV-Way Cache结构能以很少的性能损失实现面积、功耗开销的极大降低。 Exploiting non-uniform distribution of cache accesses among sets, V-Way cache allows va- rying ways in sets according to the run-time demands and outperforms conventional set-associative cache in resource utilization. However, the tag array in V-Way cache is expanded, inducing large area and power overhead. Considering that the tag array is under-utilized in V-Way cache, we propose a low-o- verhead heterogeneous variable way cache, named HV-Way cache. The HV-Way cache adopts a hetero- geneous tag array and cut down the capacity of tag ways by sets sharing in the same way. Maintaining tag replacement information in per-set granularity, The HV-Way cache selects the least recently used tag entries for eviction. Experiment results of Cacti and Simics simulators show that the HV-Way cache brings down the latency, area and power overhead greatly at the expense of small performance loss.
出处 《计算机工程与科学》 CSCD 北大核心 2013年第1期47-51,共5页 Computer Engineering & Science
基金 国家自然科学基金资助项目(60970036 60873016) 国家863计划资助项目(2009AA01Z124)
关键词 CACHE 低开销 异构结构 替换策略 cache low-overhead heterogeneous organization replacement strategy
  • 相关文献

参考文献7

  • 1Abella J,González A. Heterogeneous way-size cache[A].2006.239-248.
  • 2Rolán D,Fraguela B B,Doallo R. Adaptive line placement with the set balancing cache[A].2009.529-540.
  • 3Hallnor E G,Reinhardt S K. A fully associative softwaremanaged cache design[J].SIGARCH Computer Architure News,2000,(02):107-116.
  • 4Qureshi M K,Thompson D,Patt Y N. The v-way cache:Demand based associativity via global replacement[A].2005.544-555.
  • 5Muralimanohar N,Balasubramonian R,Jouppi N P. Cacti 6.0:A tool to model large caches.HPL-2009-85[R].USA:Hewlett Packard Laboratories,2009.
  • 6Magnusson P S,Christensson M,Eskilson J. Simics:A full system simulation platform[J].Computer,2002,(02):50-58.
  • 7Bienia C,Kumar S,Singh J P. The parsec benchmark suite:Characterization and architectural implications[A].2008.72-81.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部