期刊文献+

一种基于敏感度的时延驱动快速布局算法

A Sensitivity-Based Timing-Driven Fast Placement Algorithm
下载PDF
导出
摘要 本文提出了一种基于敏感度的时延驱动的快速布局算法.该算法在解方程和单元扩散这两个阶段同时优化关键线网时延.其中基于敏感度的线网权重模型用于解方程阶段,基于关键路径的启发式单元优化算法用于单元扩散阶段.静态时延分析工具Astro分析结果表明:与FastPlace相比,最小负松弛量(worst negative slack)平均提高了25.82%,负松弛量总和(total negative slack)平均提高了20.53%,同时总线长仅平均增加3.14%且运行时间没有明显增加. This paper presents a sensitivity-based timing-driven fast placement algorithm, which considers the critical net de- lay optimization in both the equation solving stage and the cell shifting stage.A sensitivity net-based weighting model is used in e- quation solving stage and a heuristic critical path based algorithm is used in cell shifting stage. Experimental results show that worst negative slack (WNS) aald total negative slack (TNS) are improved by 25.82 % and 20.53 % respectively using the static timing analysis tool Aslro.Meanwhile, average wire length is only increased by 3.14% and the runfime is not increased significantly in comparison with FastPlace.
出处 《电子学报》 EI CAS CSCD 北大核心 2012年第12期2410-2414,共5页 Acta Electronica Sinica
基金 国家自然科学基金(No.61173038) 教育部博士点基金(No.20100161110025) 湖南省研究生科研创新项目(No.CX2012B142)
关键词 物理设计 关键线网 静态时延分析 physical design critical net static timing analysis (STA)
  • 相关文献

参考文献10

  • 1Alpert C J,Mehta D P,Sapatnekar S S. Handbook of Algorithms for Physical Design Automation[M].Boston:Auerbach Publications,2007.
  • 2Kong T. A novel net weighting algorithm for timing-driven placement[A].San Jose,California,USA:ACM,2002.172-176.
  • 3Hou W,Hong X,Wu W,Cai Y. A path-based timing-driven quadratic placement algorithm[A].Kitakyushu,Japan:ACM,2003.745-748.
  • 4吴为民,洪先龙,蔡懿慈,顾钧.面向甚大规模集成电路的时延驱动布局方法[J].电子学报,2001,29(8):1018-1022. 被引量:1
  • 5Luo T,Newmark D,Pan D Z. A new LP based incremental timing driven placement for high performance designs[A].San Francisco,California,USA:ACM,2006.1115-1120.
  • 6Marquardt A,Betz V,Rose J. Timing-driven placement for FPGAs[A].Monterey,CA,USA:ACM,2000.203-213.
  • 7Kahng A B. Implementation and extensibility of an analytic placer[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(05):734-747.doi:10.1109/TCAD.2005.846366.
  • 8Halpin B,Chen C Y R,Sehgal N. A sensitivity based placer for standard cells[A].Chicago,Illinois,USA:ACM,2000.193-196.
  • 9Ren H,Pan D Z,Kung D. Sensitivity guided net weighting for placement driven synthesis[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(05):711-721.
  • 10Viswanathan N,Chu C C-N. FastPlace:Efficient analytical placement using cell shifting,iterative local refinement,and a hybrid net model[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(05):722-733.

二级参考文献5

  • 1Bo Yao,Proc WCCICDA2000,2000年,311,315页
  • 2Hong X L,Proc 5th Int Conf Solid State and Integrated Crcuit Technology,1998年,497页
  • 3Sun W J,IEEE Trans CAD,1995年,14卷,3期,7349页
  • 4Tsay Y W,IEEE Trans CAD,1995年,14卷,3期,393页
  • 5Kernighan B W,Bell Syst Tech J,1970年,291页

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部