期刊文献+

一种全系统模拟器片上缓存动态功耗分析工具 被引量:1

A Cache Dynamic Power Analysis Tool in Full-System Simics
下载PDF
导出
摘要 通过分析各种缓存逻辑结构和管理策略条件下的访存行为而得出5个原子操作;依据其对缓存数据阵列和标记阵列及其内部结构的操作,估算了原子操作的动态功耗并统计出缓存的动态功耗;基于修改的Cacti 6.5软件计算缓存数据阵列和标记阵列及其内部结构的功耗参数,提出了一种可用于全系统模拟器Simics的缓存动态功耗分析工具PowerGC.同时,经多组实验验证了PowerGC性能的有效性.结果表明,PowerGC可以有效评估Simics中各种缓存逻辑结构和管理策略的动态功耗. A dynamic power analysis tool PowerGC based on Cache behavior for cycle-level full-system sim- ics was proposed. The basic idea is dissembling the Cache behavior into five atomic operations. These operations independently drive the sub-components of data array and tag array, which can be estimated by Cacti 6.5 and support different Cache logic structures and Cache management policies. According to the evaluation results based on Simics, PowerGC works well to estimate the Cache dynamical power for differ- ent Cache structures and different management policies.
出处 《上海交通大学学报》 EI CAS CSCD 北大核心 2013年第1期103-107,共5页 Journal of Shanghai Jiaotong University
基金 软件开发环境国家重点实验室课题(SKLSDE-2012ZX-07) 北京市自然科学基金项目(4122042) 国家高技术研究发展计划(863)项目(2011AA01A205) 核高基重大专项课题(2010ZX01036-001-001) 国家自然科学基金项目(60973008)资助
关键词 全系统模拟器 动态功耗 缓存 full-system simulator dynamic power Cache
  • 相关文献

参考文献16

  • 1Dawson-Haggerty S,Krioukov A,Culler D. Power optimization:S reality checks[EB/OL].http://www.cs.berkeley.edu/~ krioukov/reality-Check.pdf,2012.
  • 2Huang Z B,Zhu M F,Xiao L M. LvtPPP:Live-time protected pseudo-partitioning of multi-core shared Caches[J].IEEE Transactions on Parallel and Distributed Systems,2012.
  • 3Borkar S Y,Mulder H,Dubey P. Platform 2015:Intel processor and platform evolution for the next decade[EB/OL].http://heim.ifi.uio.no/~ inf3410/docs/Intel _ Corp _ Platform _2015.pdf,2012.
  • 4Wentzlaff D,Beckmann N,Miller J. Core count vs Cache size for manycore architectures in the cloud[EB/OL].http://dspace.mit.edu/handle/1721.1/51733,2010.
  • 5Raveendran B K,Sudarshan T S B,Dilip Kumar P. LLRU:Late LRU replacement strategy for power efficient embedded Cache[A].2007.339-344.
  • 6Milidonis A,Porpodas V,Alachiotis N. Lowpower architecture with scratch-pad memory for accelerating embedded applications with run-time reuse[J].Computers and Digital Techniques,2009,(01):109-123.
  • 7Wang X,Ma K,Wang Y. Achieving fair or differentiated Cache sharing in power-constrained chip multiprocessors[A].Washington,DC:IEEE Computer Society,2010.1-10.
  • 8Brooks D,Tiwari V,Martonosi M. Wattch:A framework for architectural-level power analysis and optimizations[A].Vancouver,BC,Canada:IEEE Computer Society TCCA and ACM SIGARCH,2000.83-94.
  • 9Kotera I,Abe K,Egawa R. Power-aware dynamic Cache partitioning for CMPs[A].Heidelberg:Springer-Verlag Berlin,2011.135-153.
  • 10Binkert N L,Dreslinski R G,Hsu L R. The M5 simulator:Modeling networked systems[J].IEEE Micro,2006,(04):52-60.doi:10.1109/MM.2006.82.

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部