期刊文献+

基于国产多核处理器的可重构计算机设计 被引量:1

Design of Reconfigurable Computer Based on Domestic Multi-core Processor
下载PDF
导出
摘要 为了解决基于并行总线结构的抗恶劣环境计算机通用性差的问题,提出了一种基于国产多核处理器的可重构计算机的设计方法,该方法包括了基于国产多核处理器的可重构计算机的主要设计思路和实现过程;在该方法中通过采用国产多核处理器提高了计算机性能,采用FPGA实现可重构设计,通过可重构设计在硬件完成生产后可以对计算机的功能重新构建,提高了计算机的通用性;目前,该方法应经投入应用,在应用过程中取得了良好的效果。 In order to solve the problem of the anti--harsh environment computer based on parallel bus structure can't use in universal purpose, a design method of reconfigurable computer based on domestic multi--core processor is proposed, this method includes computer's main design ideas and implementation of process. In this method, multi--core processors is used to improve computer's performance, recon- figurable design is implemented by FPGA, the design versatility can be improved by reconfigurable design after the production of the hard- ware completion . This method has been applied, in the application process achieved good results.
作者 黄斌
出处 《计算机测量与控制》 北大核心 2013年第1期243-245,共3页 Computer Measurement &Control
关键词 国产多核处理器 FPGA 可重构 计算机 domestic multi--core processor FPGA reconfigurable computer
  • 相关文献

参考文献3

二级参考文献28

  • 1徐晓东,魏凤歧,李文.下一代总线标准PCI Express[J].内蒙古大学学报(自然科学版),2005,36(2):230-234. 被引量:14
  • 2朱明程,朱明程.FPGA技术的最新发展[J].电子技术应用,1997,23(2):4-6. 被引量:13
  • 3PICMG. PICMG EXP.0 R1.0 specificatio.2005.
  • 4BUDRUK P, ANDERSON D, SHANLEY T 著.PCI Express系统体系结构标准教材[M].田玉敏译.北京:电子工业出版社,2005.
  • 5G Estrin,et al. Parallel Processing in a Restructurable Computer System [ J ]. IEEE Trans. Electronic Computers, 1963, ( 12 ): 747 - 755.
  • 6H Singh, M Lee, G Lu, et al. MorphoSys: An Integrated Re-configurable Architecture[ C]. Proc. NATO Symp. System Concepts and Integration, Monterey, CA, 1998.
  • 7Hartenstein R. Trends in Reconfigurable Logic and Reconfigurable Computing [ C ]. Electronics, Circuits and Systems, 9th International Conference on,2002. 801 - 808.
  • 8H Sing, h, Ming-Hau Lee, et al. MorphoSys: An Integrated Reconfigurable System for Data-parallel and Computation-intensive Applicatons [ J ]. Computers, IEEE Transactions on,2000,49 ( 5 ) :465-481.
  • 9Xilinx Corporaton[ EB/OL]. http ://www. xilinx. com,2002-12.
  • 10Hauser J R,Wawrzynek J. Garp:A MIPS Processor with a Reconfigurable Coprocessor. FPGAs for Custom Computing Machines, Procee dings[ C]. The 5th Annual IEEE Symposium on, 1997.12-21.

共引文献30

同被引文献9

  • 1Alaghi A, Karimi N, Sedghi M, et al. Online NoC switch fault de- tection and diagnosis using a high level fault model [A]. 22nd IEEE International Symposium on Defect and Fault- Tolerance in VLSI Systems, 2007 (DFT'07). IEEE, 2007: 21-29.
  • 2Shamshiri S, Ghofrani A A, Cheng K T. End-to-end error cor- rection and online diagnosis for on-chip networks[A]. Test Con- ference (ITC), 2011 IEEE International. IEEE [C]. 2011: 1-10.
  • 3Constantinides K, Plaza S, Blome J, et al. Bulletproof: A defect- tolerant CM.P switch architecture [A]. The Twelfth International Symposium on High- Performance Computer Architecture, 2006 [C]. IEEE, 2006: 5- 16.
  • 4Fick D, DeOrio A, Hu J, et al. Vicis: a reliable network for unreli able silicon [A]. Proceedings of the 46th Annual Design Automa- tion Conference [C]. ACM, 2009:812-817.
  • 5Shamshiri S, Cheng K T. Error-locality-aware linear coding to correct multi-bit upsets in SRAMs [A]. Test Conference (ITC), 2010 IEEE International [C]. IEEE, 2010:1 - 10.
  • 6Dally W J, Towles B P. Principles and practices of interconnection networks [M]. Elsevier, 2004.
  • 7Bienia C, Kumar S, Singh J P, et al. The PARSEC benchmark suite: Characterization and architectural implications [A]. Pro- ceedings of the 17th international conference on Parallel architec- tures and compilation techniques [C]. ACM, 2008:72 -81.
  • 8葛芬,吴宁,秦小麟,张颖,周芳.基于网络监控器的专用片上网络动态容错路由[J].电子学报,2013,41(11):2135-2143. 被引量:5
  • 9唐柳,黄樟钦,侯义斌,方凤才,张会兵.利用冗余核的MPSoC故障检测方法[J].计算机应用,2014,34(1):41-45. 被引量:2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部