期刊文献+

一种具有反压保护功能的微功耗LDO 被引量:1

A Micro-Power LDO with Reverse-Voltage Protection
下载PDF
导出
摘要 本文提出并实现了一种具有反压保护功能的微功耗LDO.一方面采用新型自适应栅衬偏置技术,使导通管的栅/衬极在输入输出反压状态下自动跟踪输出电压,从而关断导通管沟道,零偏寄生衬漏体二极管,解决了反压状态下LDO的反灌电流和电路闩锁问题.另一方面,稳压环路中综合采用高效双极缓冲技术和零极点抵消频率补偿技术,既解决了微功耗LDO中的环路稳定困难问题,又使漏失电压最小.该款LDO采用BiCMOS工艺实现.测试结果表明,其反向耐压可达9V;负载调整率和线性调整率分别为0.025mV/mA和0.6mV/V;满负载电流(250mA)漏失电压仅为70mV;空载和重载下静态电流分别只有7μA和7.7μA. In the paper,a Micro-Power LDO with Reverse-Voltage Protection is presented.For the one hand,utilizing a new Self-Adaptive Gate/Bulk Biasing technique,the gate and bulk voltages of the pass transistor can track the output in the case of reverse voltage,which make the channel pinched and the parasitic drain-to-bulk diode zero biased.Therefore,the issues on the reverse channel current and Latch-Up under reverse voltage are dealt with.On the other hand,using the high efficiency bipolar buffering and zero-pole offsetting synchronously in the loop,not only the LDO stability is ensured but also the dropout voltage is minimized.The proposed LDO is fabricated in the BiCMOS process.The testing results show that the reverse voltage can reach 9V,the load and line regulation are 0.25 mV/mA and 0.6mV/V respectively,the dropout voltage on full load(250mA) is only 70 mV.In addition,the quiescent currents at no load and full load are only 7μA and 7.7μA respectively.
出处 《微电子学与计算机》 CSCD 北大核心 2013年第1期77-81,共5页 Microelectronics & Computer
关键词 反压保护 闩锁 低压差稳压器 微功耗 漏失电压 reverse-voltage protection latch-up LDO micro-power dropout-voltage
  • 相关文献

参考文献4

二级参考文献24

  • 1代国定,庄奕琪,刘锋.超低压差CMOS线性稳压器的设计[J].电子器件,2004,27(2):250-253. 被引量:15
  • 2Oliver Nachbaur.充电泵与升压转换器不同LED驱动器解决方案之间的较量[J].世界电子元器件,2005(9):47-48. 被引量:2
  • 3颜重光.便携产品电源芯片的应用技术[J].电子设计应用,2006(1):102-104. 被引量:5
  • 4D D Buss.Technology in the internet age[A].IEEE International Solid-State Circuits Conference on Digest of Technical Papers[C].San Francisco,CA,Feb.2002.18-21.
  • 5G A Rincon-Mom,P E Allen.A low-voltage,low quiescent current,low drop-out regulator[J].IEEE Solid-State Circuits,1998,33(1):36-44.
  • 6S K Lau,K N Leung,P K T Mok.Analysis of low-dropout regulator topologies for low-voltage regulation[A].IEEE Conference on Electron Devices and Solid-State Circuits[C].Hong Kong,Dec.2003.379-382.
  • 7Ka Chun Kwok,Mok,P K T.Pole-zero tracking frequency compensation for low dropout regulator[A].IEEE International Symposium on Circuits and Systems[C].USA,May 2002.735-738.
  • 8Chaitanya K Chava,Jose Silva-Martinez.A frequency compensation scheme for LDO voltage regulators[J].IEEE Transac.tions on Circuit and Systems-Ⅰ:Regular Papers,2004,51(6):1041-1050.
  • 9Xinquan Lai,Jianping Guo,Zuozhi Sun,Jianzhang Xie.A 3-A CMOS low-dropout regulator with adaptive Miller compensation[J].Analog Integrated Circuits and Signal Processing,2006,49(1):5-10.
  • 10P Hazucha,T Karmik,B A Bloechel,C Parsons.Area-efficient linear regulator with ultra-fast load regulation[J].IEEE SolidState Circuits,2005,40(4):933-940.

共引文献30

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部