1P E艾伦 D R霍尔伯格.CMOS模拟电路设计[M].北京:科学出版社,1995.507-508.
2Wang X Y, Hurst P J, Lewis S H. A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital back-ground calibration. IEEE Journal of Solid-state Circuits, 2004, 39( 11 ) : 1799-1808
3Chiu Y, Tsang C W, Nikolic B, et al. Least mean square adaptive digital background calibration of pipelined analog-to-digital converters. IEEE Transactions on Circuits and Systems- Ⅰ: Regular Papers, 2004, 51 ( 1 ) : 38-46
4Larsson A, Sonkusale S. A background calibration scheme for pipelined ADCs including non-linear operational amplifier gain and reference error correction. In: Proceedings of IEEE International SOC Conference, Phoenix, Arizona, USA, 2004. 37-40
5El-Sankary K, Sawan M. A background calibration technique for multibit/stage pipelined and time-interleaved ADCs. IEEE Transactions on Circuits and Systems-Ⅱ: Express briefs, 2006, 53(6): 448-452
6Siragusa E, Galton I. A digitally enhanced 1.8 V 15 b 50 MS/s CMOS pipelined ADC. IEEE Journal of Solid-state Circuits, 2004, 39(12) : 2126-2138
7Murmann B, Boser B E. A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification. IEEE Journal of Solid- State Circuits, 2003, 38(12) : 2040-2050
8Liu H C, Lee Z M, Wu J T. A 15-b 40-MS/s CMOS pipelined analog-to-digital convener with digital background calibration. IEEE Journal of Solid-State Circuits, 2005, 40 (5) : 1047-1056
9Mayes M K, Chin S W. A 200mW, 1Msample/s, 16-b pipehned A/D converter with on-chip 32-b microcontroller. IEEE Journal of Solid-State Circuit, 1996, 31 ( 12 ) : 1862- 1872.
