期刊文献+

由FFT芯片构成的并行FFT结构(英文) 被引量:2

Parallel FFT Architecture Consisting of FFT Chips
下载PDF
导出
摘要 快速傅立叶变换(FFT)在计算机层析影象技术,语音识别,图象处理等领域得到了广泛的应用。随着计算机应用的发展,越来越需要对大规模的数据进行变换。并行FFT是完成快速数据变换的一种方法。本文提出一种由小规模FFT芯片构成并行FFT的方法,可用于大规模数据的变换,并对其并行结构的面积和执行时间进行了探讨,还提出了具有容错功能的并行FFT网络。 The fast Fourier transform(FFT) is frequently used in various fields such as computer tomography, speech recognition and image processing. As the area of computer applications has been broadened, the quantity of data to be transformed has greatly increased. Parallel FFT is an important way of fast transformation. Up to now, several FFT chips have been developed by WSI for small size of data to be transformed. This paper describes a parallel FFT architecture consisting of FFT chips for a large number of data. The performance of parallel architecture is discussed in terms of the total area and the execution time. We also propose a fault tolerance interconnection for FFT butterfly network by considering the complexity of the number of primitive cells.
出处 《电路与系统学报》 CSCD 2000年第2期38-42,共5页 Journal of Circuits and Systems
基金 国家自然科学基金项目资助&&
关键词 快速傅立叶变换 单片集成电路 信号处理 Fast Fourier Transform, Wafer Scale Integration, Signal Processing.|
  • 相关文献

参考文献12

  • 1Cooley J W et al.. An Algorithm for the Machine Calculation of Complex Fourier series. Math. Computer, 1965, 19:297-301
  • 2Jesshope C R. The Implementation of Fast Radix 2 Transforms on Array Processors. IEEE Trans. Computer, 1980, C-29(1): 20-27
  • 3Stone H S. Parallel Processing with Perfect Shuffle. IEEE Trans. Computer, 1971, C-20(2): 153-161
  • 4Garverick S et al. A Single Wafer 16-point 16MHz FFT Processor. Proc. of IEEE Custom Integrated Circuit Conf., 1983, :244-248.
  • 5Yamashita K et al. A Wafer Scale 17000-gate FFT Processor with Built-in Test Circuit. IEEE J. Solid-State Circuit, 1988, SC-23: 336-342.
  • 6You J and Wong S. A High Performance Single Chip FFT Array Processor with Wafer Scale Integration. In: Proc. of IEEE Int'l Conf. On WSI,1990. 60-67
  • 7Jain V et al. Defect Tolerance and Yield for a Wafer Scale FFT Processor System. Proc. of IEEE Int'l Conf. on WSI, 1991, :54-60
  • 8Horiguchi S and Shigei Y. Wiring Space Complexity of Systolic Sorting Array. In: Proc. of Int'l Workshop on Systolic Array, 1986,6. L3 1-10
  • 9ThompsonCD.TheVLSIComplexityofSorting.IEEETrans.Computer,1983,C-32(12):1171-1184
  • 10Lombardi F and Muzio J. Concurrent Error Detection and Fault Location in Reconfigurable WSI Structure for FFT Computation. In: Proc. of IEEE Int'l Conf. on WSI, 1991.54-60

同被引文献10

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部