期刊文献+

一种低功耗动态可重构cache算法的研究 被引量:3

Study of dynamically reconfigurable algorithm for low-power cache
下载PDF
导出
摘要 动态可重构cache算法根据指令时间数监测程序段的变化,确定容量调整。在程序段内,状态机根据平均访问时间对cache的访问进行预判,然后根据预判的结果确定当前程序段的cache结构。实验结果表明,此算法比传统四路组相联cache功耗降低61%,而性能损失只有2%左右。与已有算法相比,功耗和性能都得到进一步的提高。 Pynamically reconfigurable the algorithm used the instruction-cycle to detect phase changes. In each phase, the state machine used the average access time to predict the cache access and obtained optimal configuration. The experimental results show that the algorithm can reduce cache power dissipation by 61%, but increasing CPI by 2% on average compared with four-way conventional cache, and further saves the energy consumption and reduces the performance loss compared to the previous works.
作者 任小西 刘清
出处 《计算机应用研究》 CSCD 北大核心 2013年第2期414-416,共3页 Application Research of Computers
关键词 低功耗 可重构CACHE 程序段 low power consumption reconfigurable cache program phase
  • 相关文献

参考文献11

  • 1文桦,张亚军.嵌入式系统低功耗设计研究[J].现代电子技术,2009,32(22):20-22. 被引量:11
  • 2INOUE K,ISHIHARA T,MURAKAMI K. Way-predicting set-associative cache for high perfomance and low energy consumption[A].New York:acm Press,1999.273-275.
  • 3RAVEENDRAN B K,SUDARSHAN T S B,PATIL A. Predictive placement scheme in set-associative cache for energy efficient embedded systems[A].Washington,DC:IEEE Computer Society,2008.152-157.
  • 4LEVISON N,WEISS S. Low power branch prediction for embedded application processors[A].New York:acm Press,2010.67-72.
  • 5ALI K,ABOELAZE M,DATTA S. Energy efficient l-cache using multiple line buffers with prediction[J].Computers&Digital Techniques,2008,(05):355-362.
  • 6HSU P H,CHIEN S Y. Reconfigurable cache memory architecture for integral image and integral histogram applications[A].Washington,DC:IEEE Computer Society,2011.151-156.
  • 7ALIPOUR M,MOSHARI K,BAGHERI M R. Performance per power optimum cache architecture for.embedded applications,a design space exploration[A].Washington,DC:IEEE Computer Society,2011.1-6.
  • 8郝玉艳,彭蔓蔓.混合Cache的低功耗设计方案[J].计算机工程与应用,2009,45(20):68-70. 被引量:2
  • 9BANI R R,SARAJU P M,ELIAS K. Design of a reconfigurable embedded data cache[A].Washington,DC:IEEE Computer Society,2010.163-168.
  • 10AUSTIN T,LARSON E,EERST D. Simplescalar:an infrastmcture for computer system modeling[J].IEEE Transaction on Computer,2002,(02):59-67.

二级参考文献33

  • 1马志强,季振洲,胡铭曾.基于分类访问的低功耗联合式cache方案[J].哈尔滨工程大学学报,2007,28(1):21-25. 被引量:3
  • 2黄海林,范东睿,许彤,唐志敏.嵌入式处理器中访存部件的低功耗设计研究[J].计算机学报,2006,29(5):815-821. 被引量:11
  • 3肖斌,方亮,柴亦飞,陈章龙,涂时亮.低功耗的可重构数据Cache设计[J].计算机工程与设计,2007,28(7):1508-1510. 被引量:5
  • 4GONZALEZ R, HOROWITZ M. Energy dissipation in generalpurpose microprocessors[J]. IEEE Journal of Solid State Circuits, 1996, 31 (9) : 1977 - 1284.
  • 5VIJAYKRISHMAN N, KANDEMIR M, IRWIN M J, et al. Energydriven integrated hardware-software optimizations using simple-power [C]//ISCA-27: Proceedings of the 27th Annual International Symposium on Computer Architecture. New York: ACM Press, 2000: 95 - 106.
  • 6REINMAN G, JOUPPI N P. CACTI2.0: An integrated cache timing and power model, WRL-2000-7 [ R]. 1999.
  • 7ZHANG CHUAN-JUN, VAHID F, NAJJAR W. A highly configurable Cache for low energy embedded systems [ J]. ACM Transactions on Embedded Computing Systems, 2005,4(2) : 363 - 387.
  • 8GORDON-ROSS A, VAHID F, DUTT N. Fast confign-rable cache tuning with a unified second level cache [ C]// Proceedings of the 2005 International Symposium on Low Power Electronics and Design. New York: ACM Press, 2005:323-326.
  • 9SHERWOOD T, PERELMAN E, HAMERLY G, et al. Discovering and exploiting program phases[ J]. IEEE Micro, 2003, 23(6) : 84 - 93.
  • 10MALIK A, MOYER B, CERMAK D. A low power unified cache architecture providing power and performance flexibility [ C]// Proceedings of the 2000 International Symposium on Low Power Electronics and Design. New York: ACM Press, 2000:241 -243.

共引文献11

同被引文献12

  • 1Yanbing Li,Tim Callahan.Hardware-software co-design of embedded reconfigurable architectures[C].Proceedings of the 37th Annual Design Automation Conference,2000:507-512.
  • 2Henessy J L,Patterson D A.计算机系统结构:量化研究方法[M].3版.郑纬民,译.北京:电子工业出版社,2004.
  • 3Hasegawa A,Kawasaki I,Yamada K,et al.SH3:High Code Density,Low Power[J].IEEE Micro,1995,15(6):11-19.
  • 4Inoue K,Ishihara T,Murakami K.Way-predicting Setassociative Cache for High Performance and Low Energy Consumption[C]//Proceedings of ISLPED’99.San Diego,USA:IEEE Press,1999:273-275.
  • 5Zhu Zhichun,Zhang Xiaodong.Access-mode Predictions for Low-pow er Cache Design[J].IEEE Micro,2002,22(2):58-71.
  • 6Li Quanquan,Bao Lidan,Zhang Tiejun,et al.Low Pow er Optimization of Instruction Cache Based on Tag Check Reduction[C]//Proceedings of ICSICT’12.Washington D.C.,USA:IEEE Press,2012:1-3.
  • 7Ye Jiongyao,Jin Jiannan,Watanabe T.A Behavior-based Reconfigurable Cache for the Low-power Embedded Processor[C]//Proceedings of ASICON’11.Washington D.C.,USA:IEEE Press,2011:1-5.
  • 8Chen Hsin-Chuan,Chiang Jen-Shiun.Low-power Waypredicting Cache Using Valid-bit Pre-decision for Parallel Architectures[C]//Proceedings of Conference on Advanced Information Netw orking and Applications.Washington D.C.,USA:IEEE Press,2005:203-206.
  • 9孟建熠,严晓浪,葛海通,徐鸿明.基于指令回收的低功耗循环分支折合技术[J].浙江大学学报(工学版),2010,44(4):632-638. 被引量:4
  • 10薛建伟,张杰,关永.基于EAPR流程的动态局部可重构实现[J].计算机工程,2010,36(23):252-254. 被引量:6

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部