期刊文献+

基于保护缓存的x86系统仿真优化 被引量:4

Accelerate x86 system emulation with protection cache
下载PDF
导出
摘要 为降低x86保护机制的仿真开销,提出了一种基于保护缓存的系统仿真优化方法。分析了x86保护机制的仿真开销来源,确定了与保护相关的具有较大仿真开销的指令和操作;给出了保护缓存的概念和工作机制,通过缓存最近访问过的描述符以及对使用该描述符的指令或操作的保护检查结果,来减少虚拟机内存访问和保护检查操作的次数。基于QEMU对保护缓存机制进行了实现,测试结果表明,引入保护缓存后涉及保护检查的x86指令或操作的仿真效率提升了11%~24.5%,且系统调用、页面故障处理和I/O密集型应用的性能均得到了稳定的提升。 To decrease the emulation overheads of x86 protection mechanism, a protection cache based optimizing method is presented. Firstly, the sources of x86 protection mechanism emulation overhead are analyzed, and the protection related instructions and operations that have great emulation overheads are confirmed. Then, the concept and working mechanism of protection cache are given, by caching the descriptors recently accessed and the protection checking results against those instructions and operations that use these descriptors, times of virtual machine memory access and protection checking operation can be reduced. At last, QEMU based implementation of protection cache is described, and evaluation demonstrates that, when protection cache is enabled, emulationperformance of x86 instruction or operation that related to protection checking gets a speedup d 11%-24. 5 %, and the performances of system call, page fault handling and I/O intensive applications are all steadily improved.
出处 《计算机工程与设计》 CSCD 北大核心 2013年第2期606-610,622,共6页 Computer Engineering and Design
基金 国家863高技术研究发展计划基金项目(2009AA012200)
关键词 系统仿真 保护缓存 系统虚拟机 保护检查 QEMU system emulationprotection cache system virtual machine protection check QEMU
  • 相关文献

参考文献9

二级参考文献16

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2Altman E, Ebcioglu K, Gschwind M, et al. Advances and Future Challenges in Binary Translation and Compilation[Z]. CiteSeerX, 2001.
  • 3Dehnert J, Grant B, Banning J, et al. The Transmeta Code Morphing Software: Using Speculation, Recovery and Adaptive Retranslation to Address Real-life Challenges[Z]. CiteSeerX, 2003.
  • 4Leonid B, Tevi D, Orna E, et al. IA-32 Execution Layer: A Two-phase Dynamic Translator Designed to Support IA-32 Applications on Itanium-based Systems[C]//Proc. of the 36th International Symposium on Microarchitecture. [S. l.]: IEEE Press, 2003.
  • 5Hazelwood K, Michael D S. Code Cache Management Schemes for Dynamic Optimizers[C]//Proc. of Workshop on Interaction Between Compilers and Computer Architectures. Boston, USA: [s. n.], 2002.
  • 6Hazelwood K, James E S. Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems[C]//Proceedings of the International Symposium on Code Generation and Optimization.[S.l.]: IEEE Press, 2004.
  • 7Bruening D, Kiriansky V, Garnett T, et al. Thread-shared Software Code Cache[C]//Proceedings of International Symposium on Code Generation and Optimization. New York, USA: [s. n.], 2006.
  • 8Baraz L, Devor T, Etzion O, et al. IA-32 Execution Layer: A Two Phase Dynamic Translator Designed to Support IA-32 Applications on ltanium-based Systems[C]//Proceedings of the 36th Int'l Conf. on Microarchitecture. San Diego, USA: [s. n.], 2003.
  • 9Anton C, Mark H. FX!32: A Profile-directed Binary Translator[J]. IEEE Micro, 1998, 18(2): 56-64.
  • 10Leonid B, Tevi D. IA-32 Execution Layer: A Two-phase Dynamic Translator Designed to Support IA-32 Applications on Itaniumbased Systems[C]//Proc. of the 36th Annual IEEE/ACM Int'l Symp. on Microarchitecture. [S.l.]: IEEE Press, 2003.

共引文献14

同被引文献24

  • 1HU W,WANG J,GAO X,et al.GODSON-3:a scalable multicore RISC processor with X86 emulation[J].IEEE Micro,2009,29(2):17-29.
  • 2BECKER M,BALDIN D,KUZNIK C,et al.XEMU:an efficient QEMU based binary mutation testing framework for embedded software[C]//EMSOFT '12:Proceedings of the Tenth ACM International Conference on Embedded Software.New York:ACM,2012:33-42.
  • 3LIANG A,GUAN H,LI Z.A research on register mapping strategies of QEMU[C]//Proceedings of the 2nd International Symposium on Intelligence Computation and Applications.Berlin:Springer,2007:168-172.
  • 4文延华,唐大国,漆锋滨.二进制翻译中的寄存器映射与剪裁的实现[J].软件学报,2009,20(S):1-7.
  • 5CALLEJA D.Linux 3.1[EB/OL].[2011-10-24].http://kernelnewbies.org/Linux_3.1.
  • 6QEMU.Change Log/1.2[EB/OL].[2012-09-05].http://wiki.qemu.org/ChangeLog/1.2.
  • 7RICHARD M S.Using the GNU compiler collection[EB/OL].[2013-05-06].http://gcc.gnu.org/onlinedocs/gcc-4.6.2/gcc.
  • 8HU Weiwu, WANG Jian, GAOXiang, et al, GODSN-3: A scalable multicore RISC processor with x86 emulation [J]. IEEE Micro, 2009, 29 (2): 17-29.
  • 9Jair Fajardo Junior, Mateus B Rutzig, Antonio CS Beck, el al. Towards an adaptable Multiple-ISA reconfigurable procesr[G] Lecture Notes in Computer Science 6578 7th International Symlyo- siurn on Applied Recont'igurable Computing, 2011: 157-168.
  • 10Lawton K. Bochs: The open source IA-32 emulation project [EB/OL]. http: //bochs. sourceforge, net/, 2011.

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部