期刊文献+

一种单环5阶高精度音频Δ-Σ A/D转换器 被引量:2

A Single-Loop 5^(th)-Order High Precision Stereo Δ-Σ A/D Converter
下载PDF
导出
摘要 采用英飞凌0.11μm CMOS工艺,实现了一种用于音频范围的高精度Δ-ΣA/D转换器。调制器采用1位量化的5阶单环前馈结构,ADC过采样率为256。A/D转换器模拟调制器工作于5V电压,数字滤波器工作于1.2V电压,整体功耗为20.52mW,版图面积3.1mm2。仿真结果显示,设计的A/D转换器在20kHz信号带宽内达到108.9dB的信噪失真比,有效位数为18位。 Based on Infineon's 0.11 μm CMOS process,a high-precision stereo Δ-Σ A/D converter(ADC) was implemented.In this ADC,a single-bit quantized single-loop 5th-order feed forward structure was adopted for the modulator,and its over-sampling rate(OSR) reached 256.The analog modulator and digital filter operated at 5 V and 1.2 V,respectively.The ADC had a total power consumption of 20.52 mW,and the circuit occupied a die area of 3.1 mm2,including pad ring.Simulation results showed that the ADC achieved an ENOB of 18 bits and an SNDR of 108.9 dB over a signal bandwidth of 20 kHz
出处 《微电子学》 CAS CSCD 北大核心 2013年第1期33-36,共4页 Microelectronics
关键词 模数转换器 Σ-Δ调制器 开关电容 数字抽取滤波器 A/D converter Σ-Δ modulator Switched capacitor Decimation filter
  • 相关文献

参考文献7

  • 1CANDY J C. A use of double integration in sigma delta modulation[J].IEEE Transactions on Communications,1985,(03):249-258.
  • 2FUJIMORI I,LONGO L,HAIRAPETIAN A. A 90-dB SNR 2.5-MHz output rate ADC using cascaded multibit delta sigma modulation 8 ×oversampling ratio[J].IEEE Journal of Solid-State Circuits,2000,(12):1820-1828.
  • 3YANG Y Q,SCULLEY T,ABRAHAM J. A singledie 124 dB stereo audio delta-sigma ADC with 111 dB THD[J].IEEE Journal of Solid-State Circuits,2008,(07):1657-1665.doi:10.1109/JSSC.2008.923731.
  • 4LIU L Y;LI D M;CHEN L D.A 1V 350 μW 92 dB SNDR 24 kHz △-∑ modulator in 0.18 μm CMOS18 μm CMOS[A].北京,20101-4.
  • 5BAJDECHI O,GIELEN G E,HUIJSING J H. System design exploration of delta-sigma ADCs[J].IEEE Trans Circ Syst-Ⅰ:Reg Pap,2004,(01):86-95.
  • 6范军,蒋见花,李海龙.一种适用于信号检测的低失真低功耗Σ-Δ A/D转换器[J].微电子学,2011,41(4):488-492. 被引量:3
  • 7ABO A M,GRAY P R. A 1.5 V 10 bit 14.3 MS/s CMOS pipeline analog-to-digital converter[J].IEEE Journal of Solid-State Circuits,1999,(05):599-606.

二级参考文献6

  • 1NORSWORTHY S R, SCHREIER R, TEMES G C. Delta-sigma data converters: theory, design, and simulations [M]. New York: John Wiley &Sons, 1990.
  • 2SCHREIER R, TEMES G C. Understanding ddta-sigma data converters [M]. New York: John Wiley & Sons, 2004.
  • 3ROH J J, BYUN S, CHOI Y K, et al. A 0. 9-V 60- μW 1-bit fourth-order delta-sigma modulator with 83- dB dynamic range EJ-]. IEEE J Sol-Sta Circ, 2008, 43 (2) : 361-370.
  • 4LI D, YANG Y T, SHI L C, et al. Design of a high- order single-loop ∑-△ ADC followed by a decimator in 0. 18/,m CMOS technology [J]. J Semicond, 2009, 30(10) : 105007-1 - 105007-6.
  • 5CHANG T H, LAN R D. Fourth-order cascaded ∑-△modulator using tri-level quantization and bandpass noise shaping for broadband telecommunication applications [J~. IEEE Trans Circ Syst I: Regular Papers, 2008, 55(6).. 1722-1732.
  • 6HOGENAUER E B. An economical class of digital filters for decimation and interpolation [J]. IEEE Trans Acoustics, Speech, Sign Process, 1981, 29 (2) : 155-162.

共引文献2

同被引文献13

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部